


8		7		6		5		4		3		2		1					
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.												REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE				
												6	0025718024	ENGINEERING RELEASED	2020-10-14				
X1798 MLB																			
LAST_MODIFICATION=Wed Oct 14 15:32:37 2020																			
D	PAGE CSA CONTENTS				SYNC		DATE		PAGE CSA CONTENTS				SYNC		DATE				
	1	1	Table of Contents						51	200	WIFI/BT: MODULE		rossana		04/28/2020				
	2	2	BOM Configuration		aaron		10/05/2020		52	201	WIFI/BT: ANTENNA and GND		rossana		04/28/2020				
	3	3	BOM Configuration		aaron		09/15/2020		53	220	STORAGE: SSD0 S5E <0>		michael		05/04/2020				
	4	4	PD Parts		michael		02/26/2020		54	221	STORAGE: SSD0 S5E <1>		michael		05/04/2020				
	5	5	SOC: Support		aaron		09/11/2020		55	224	STORAGE: NON OCARINA SUPPORT		michael		03/09/2020				
	6	6	SOC: CIO, USB, RESETS, CLOCKS, SWD		aaron		09/11/2020		56	234	DMIC connector		tony		03/08/2020				
	7	7	SOC: AP I/Os		aaron		09/11/2020		57	236	Display: Internal DP Connector		samantha		05/21/2020				
	8	8	SOC: LPDP & MIPI		aaron		09/11/2020		58	237	DISPLAY: Backlight Power 1		yanhui		09/12/2020				
	9	9	SOC: PCIE		aaron		09/11/2020		59	238	DISPLAY: Backlight Controller		aaron		10/07/2020				
C	10	10	SOC: AOP		aaron		09/11/2020		60	239	DISPLAY: Backlight Power 3		aaron		10/08/2019				
	11	11	SOC: POWER (DDR,SRAM)		aaron		09/11/2020		61	243	SECDIS: Level Shifters		samantha		05/21/2020				
	12	12	SOC: POWER (IO)		aaron		09/11/2020		62	244	AUDIO SUPPORT		david		09/28/2020				
	13	13	SOC: POWER (SOC, CPU, GPU)		aaron		09/11/2020		63	245	AUDIO JACK CODEC		adrien		07/13/2020				
	14	14	SOC: POWER (SRAM)		aaron		09/11/2020		64	246	AUDIO AMPLIFIERS (1/2)		david		08/07/2020				
	15	15	SOC: POWER (Fixed, PLL's, Filtered)		aaron		09/11/2020		65	248	Audio Connectors		T664_AHAAGE_MLB_0.33.2						
	16	16	SOC: GND		aaron		09/11/2020		66	249	Audio Jack Connector		samantha		11/25/2019				
	17	17	SOC: GND-2		aaron		09/11/2020		67	266	ICT FCT		samantha		05/21/2020				
	18	18	SOC: DESENSE CAPS		aaron		05/04/2020		68	270	Debug 1		fiyin		05/18/2020				
	19	19	SPI NOR		aaron		09/11/2020		69	294	DEBUG: VITAMIN-C		michael		10/16/2019				
B	20	21	SoC Project Support		samantha		05/21/2020		70	400	Power Alias - 1		peter		12/09/2019				
	21	50	Secure Element		will		02/28/2020		71	401	Power Alias - 2		t585/tga_456		05/08/2019				
	22	51	Power Connectors		will		07/13/2020		72	405	Signal Alias - 1		samantha		05/21/2020				
	23	52	PBUS Port Controller		will		09/23/2020		73	406	Signal Alias - 2		aaron		02/28/2020				
	24	53	Battery Connector		will		03/30/2020		74	500	Constraints Physical and Spacing		aaron		08/07/2019				
	25	56	PSU/PCC Sensor		vincent		03/09/2020		75	503	Constraints Class to Class		T668_MLB		11/22/2019				
	26	57	POWER: 3V8 MAIN		vincent		08/11/2020		76	610	BOM Alternates		aaron		12/09/2019				
	27	77	PMU: SLAVE INPUT PWR & BUCKS		saurabh		04/27/2020		77	700	Pack Options		aaron		10/10/2019				
	28	78	PMU: SLAVE LDO		saurabh		04/27/2020												
	29	79	PMU: SLAVE GPIO & GND		saurabh		04/27/2020												
A	30	80	PMU: SLAVE SUPPORT		saurabh		11/08/2019												
	31	81	PMU: MASTER INPUT PWR & BUCKS		saurabh		04/27/2020												
	32	82	PMU: MASTER BUCKS & GND		saurabh		04/27/2020												
	33	83	PMU: MASTER LDO & GPIO		saurabh		04/27/2020												
	34	84	PMU: MASTER SUPPORT		saurabh		04/06/2020												
	35	123	POWER: 5V0 S2 SYS		saurabh		04/06/2020												
	36	127	POWER: 3V3 S2		vincent		05/16/2020												
	37	128	POWER: Misc LDOs and FETs		vincent		10/18/2019												
	38	130	I2C Connections 1		tony		08/28/2020												
	39	131	I2C Connections 2		tony		08/07/2020												
Table of Contents																			
DRAWING TITLE																			
SCHEM,MLB-TGA,X1798																			
 Apple Inc.												DRAWING NUMBER		051-05371		SIZE		D	
												REVISION		6.0.0					
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED												BRANCH							
												PAGE				1 OF 700			
												SHEET				1 OF 77			
8		7		6		5		4		3		2		1					





Main BOM Variants:

BOM NUMBER	BOM NAME	BOM OPTIONS
685-00338	COMMON PARTS,MLB,TGA,X1798	X1798_COMMON,REF_DESKTOP,X1798_TUNE,J456_BOARDID,J456_DVT
985-01203	DEV PARTS,MLB,TGA,X1798	X1798_DEV

Configuration BOMs:

BOM NUMBER	BOM NAME	BOM OPTIONS
639-09115	PCBA,MLB,TGA, 8GB HY,256GB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_HY,NAND:256GB_TO
639-10654	PCBA,MLB,TGA, 8GB MI,256GB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_MI,NAND:256GB_TO
639-10997	PCBA,MLB,TGA,16GB HY,256GB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_HY,NAND:256GB_TO
639-10998	PCBA,MLB,TGA,16GB MI,256GB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_MI,NAND:256GB_TO
639-10999	PCBA,MLB,TGA, 8GB HY,256GB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_HY,NAND:256GB_HY
639-11000	PCBA,MLB,TGA, 8GB MI,256GB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_MI,NAND:256GB_HY
639-10655	PCBA,MLB,TGA,16GB HY,256GB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_HY,NAND:256GB_HY
639-10656	PCBA,MLB,TGA,16GB MI,256GB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_MI,NAND:256GB_HY
639-11003	PCBA,MLB,TGA, 8GB HY,512GB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_HY,NAND:512GB_TO
639-11004	PCBA,MLB,TGA, 8GB MI,512GB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_MI,NAND:512GB_TO
639-11001	PCBA,MLB,TGA,16GB HY,512GB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_HY,NAND:512GB_TO
639-11002	PCBA,MLB,TGA,16GB MI,512GB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_MI,NAND:512GB_TO
639-13063	PCBA,MLB,TGA, 8GB HY,512GB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_HY,NAND:512GB_HY
639-13064	PCBA,MLB,TGA, 8GB MI,512GB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_MI,NAND:512GB_HY
639-13065	PCBA,MLB,TGA,16GB HY,512GB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_HY,NAND:512GB_HY
639-13066	PCBA,MLB,TGA,16GB MI,512GB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_MI,NAND:512GB_HY
639-11007	PCBA,MLB,TGA, 8GB HY,1TB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_HY,NAND:1TB_TO
639-11008	PCBA,MLB,TGA, 8GB MI,1TB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_MI,NAND:1TB_TO
639-11005	PCBA,MLB,TGA,16GB HY,1TB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_HY,NAND:1TB_TO
639-11006	PCBA,MLB,TGA,16GB MI,1TB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_MI,NAND:1TB_TO
639-13040	PCBA,MLB,TGA, 8GB HY,1TB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_HY,NAND:1TB_HY
639-13041	PCBA,MLB,TGA, 8GB MI,1TB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_MI,NAND:1TB_HY
639-13042	PCBA,MLB,TGA,16GB HY,1TB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_HY,NAND:1TB_HY
639-13043	PCBA,MLB,TGA,16GB MI,1TB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_MI,NAND:1TB_HY
639-11011	PCBA,MLB,TGA, 8GB HY,2TB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_HY,NAND:2TB_TO
639-11012	PCBA,MLB,TGA, 8GB MI,2TB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_MI,NAND:2TB_TO
639-11009	PCBA,MLB,TGA,16GB HY,2TB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_HY,NAND:2TB_TO
639-11010	PCBA,MLB,TGA,16GB MI,2TB TO,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_MI,NAND:2TB_TO
639-11646	PCBA,MLB,TGA, 8GB HY,2TB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_HY,NAND:2TB_HY
639-11647	PCBA,MLB,TGA, 8GB MI,2TB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU: 8GB_MI,NAND:2TB_HY
639-11648	PCBA,MLB,TGA,16GB HY,2TB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_HY,NAND:2TB_HY
639-11649	PCBA,MLB,TGA,16GB MI,2TB HY,X1798	MLB_CMNPTS,ALTERNATE,CPU:16GB_MI,NAND:2TB_HY

DCDC BOM:

BOM NUMBER	BOM NAME	BOM OPTIONS
939-09871	PCBA,MLB,NO CPU/MEM,NO SSD,X1798	MLB_CMNPTS,ALTERNATE,CPU:SOCKET,NAND:SOCKET

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-05371

REVISION  
6.0.0

BRANCH

PAGE  
3 OF 700

SHEET  
3 OF 77

SIZE  
D



BOM Configuration

Top Side MCO Parts

SOC Heatsink Parts




LS COWLING BOSS

CPU THERM STAGE HOLES 3.15 MM





USB-C COWLING BOSS

CPU THERM STAGE HOLES 3.6 MM



ENCLOSURE SPACER




CPU THERM STAGE SLOT 3.15 x 4.00 MM



Bottom Side MCO Parts

WIFI Shield Can SLOT

THERMAL MOD BOSS




WIFI Shield Can



METAL SLED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-24419	2	SLED,METAL,X1798	SLED1,SLED2	CRITICAL	

ANTENNA GROUND TAB BOSS




PAGE TITLE			PAGE TITLE		
PD Parts			PD Parts		
			DRAWING NUMBER	051-05371	SIZE
			REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH		
			PAGE	4 OF 700	
			SHEET	4 OF 77	


BOM\_COST\_GROUP=MECHANICALS



BOOT	CONFIG	ID
0	0	0
0	0	1
0	0	2
0	0	3
0	0	4
0	0	5
0	0	6
0	0	7
0	0	8
0	0	9
0	0	10
0	0	11
0	0	12
0	0	13
0	0	14
0	0	15
0	0	16
0	0	17
0	0	18
0	0	19
0	0	20
0	0	21
0	0	22
0	0	23
0	0	24
0	0	25
0	0	26
0	0	27
0	0	28
0	0	29
0	0	30
0	0	31
0	0	32
0	0	33
0	0	34
0	0	35
0	0	36
0	0	37
0	0	38
0	0	39
0	0	40
0	0	41
0	0	42
0	0	43
0	0	44
0	0	45
0	0	46
0	0	47
0	0	48
0	0	49
0	0	50
0	0	51
0	0	52
0	0	53
0	0	54
0	0	55
0	0	56
0	0	57
0	0	58
0	0	59
0	0	60
0	0	61
0	0	62
0	0	63
0	0	64
0	0	65
0	0	66
0	0	67
0	0	68
0	0	69
0	0	70
0	0	71
0	0	72
0	0	73
0	0	74
0	0	75
0	0	76
0	0	77
0	0	78
0	0	79
0	0	80
0	0	81
0	0	82
0	0	83
0	0	84
0	0	85
0	0	86
0	0	87
0	0	88
0	0	89
0	0	90
0	0	91
0	0	92
0	0	93
0	0	94
0	0	95
0	0	96
0	0	97
0	0	98
0	0	99
0	0	100
0	0	101
0	0	102
0	0	103
0	0	104
0	0	105
0	0	106
0	0	107
0	0	108
0	0	109
0	0	110
0	0	111
0	0	112
0	0	113
0	0	114
0	0	115
0	0	116
0	0	117
0	0	118
0	0	119
0	0	120
0	0	121
0	0	122
0	0	123
0	0	124
0	0	125
0	0	126
0	0	127
0	0	128
0	0	129
0	0	130
0	0	131
0	0	132
0	0	133
0	0	134
0	0	135
0	0	136
0	0	137
0	0	138</






## BOARD ID



## BOARD REVISION

NOTE: STUFFING RESISTOR MEANS 0







PIN DELAY MAPPING FILE	
REFERENCE DESIGNATOR	PIN DELAY CSV FILE NAME
U0600	TGA_PINDELAY_2020_03_26.csv



\*\*OK2INTEGRATE\*\*


SOC: CIO, USB, DRAM, RESETS, CLOCKS, SWD, FPWM


OMIT\_TABLE



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0590	197S0591		Y0600	EPSON, 24MHZ.XTA
197S0588	197S0591		Y0600	TXC, 24MHZ, XTAL

BOM\_COST\_GROUP=SOC

SYMC_MATTER=marcon		SYMC_DATE=09/11/2020	
PAGE TITLE			
C: CIO, USB, RESETS, CLOCKS, S			
 Apple Inc.		DRAWING NUMBER	
		051-05371	SIZ D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		6.0.0	
		BRANCH	
		PAGE	6 OF 700
		SHEET	6 OF 77










\*\*OK2INTEGRATE\*\*




SOC: PCIE

PER PCISIG SPEC, AC COUPLING CAPS SHOULD BE BETWEEN  
75 NF AND 265 NF FOR GEN1/2 AND BETWEEN  
176 NF AND 265 NF FOR GEN 3/4

R0970 IS NEEDED DUE TO RDAR://53793006



TO BE CHECKED WITH SEG- DO NOT MATCH WITH SILVAL  
IS THE PULL-UP VOLTAGE CORRECT?





WLAN/BT

USB3 CTLR


$$\text{ENET} / \text{SD}$$

BOM\_COST\_GROUP=SOC

SYMC_MASTER=HARPOI		SYMC_DATE=09/11/2020	
PAGE TITLE		SOC: PCIE	
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05371		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		6.0.0	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		9 OF 700	
		SHEET	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		9 OF 77	








SOC: POWER (DDR,SRAM)

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S00139	138S00138		ALL	4.7UF 20% 4V 0201
138S00164	138S00138		ALL	4.7UF 20% 4V 0201




PAGE TITLE		DRAWING NUMBER		SIZE
SOC: POWER (DDR,SRAM)		051-05371		D
REVISION		6.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		
		PAGE		
		11 OF 700		
		SHEET		
		11 OF 77		

BOM\_COST\_GROUP=SOC

\*\*OK2INTEGRATE\*\*


SOC: POWER (IO)




BOM\_COST\_GROUP=SOC

SYMC\_MATTER=naa100


SYMC\_DATE=09/11/2022

PAGE TITLE			
SOC: POWER (IO)			
 Apple Inc.	DRAWING NUMBER	051-05371	SIZE
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	12 OF 700	
	SHEET	12 OF 77	






PAGE TITLE			DRAWING NUMBER			SIZE		
SOC: POWER (SOC, CPU, GPU)			051-05371			D		
Apple Inc.			REVISION			6.0.0		
NOTICE OF PROPRIETARY PROPERTY:			BRANCH			PAGE		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			13 OF 700		
I NOT TO REPRODUCE OR COPY IT			I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			SHEET		
IV ALL RIGHTS RESERVED						13 OF 77		




SYNCH\_MASTER=saaron

SYNCH\_DATE=09/11/2020


PAGE TITLE		SOC: POWER (SRAM)	
	Apple Inc.		DRAWING NUMBER
			051-05371
		REVISION	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY:		6.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	14 OF 700
		SHEET	14 OF 77

BOM\_COST\_GROUP=SOC







PAGE TITLE			PAGE TITLE		
SOC: POWER (Fixed, PLL's, Filtered)			SOC: POWER (Fixed, PLL's, Filtered)		
Apple Inc.			DRAWING NUMBER	051-05371	SIZE
			REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE	15 OF 700	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET	15 OF 77	
I NOT TO REPRODUCE OR COPY IT					
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					










SYMC\_MATTER=APPLETON


SYMC\_DATE=05/04/2020

PAGE TITLE			
SOC: DESENSE CAPS			
 Apple Inc.	DRAWING NUMBER	051-05371	SIZE
	REVISION	6.0.0	
	BRANCH		
	PAGE	18 OF 700	
	SHEET	18 OF 77	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM\_COST\_GROUP=DESENSE




SPI NOR (1.8V 64 M-BIT)




BOM\_COST\_GROUP=SOC

PAGE TITLE			PAGE TITLE		
SPI NOR			SPI NOR		
			DRAWING NUMBER	051-05371	SIZE
			REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH		
			PAGE	19 OF 700	
			SHEET	19 OF 77	


## Display SIGNALS




# Backlight SIGNALS




## NAND SIGNALS




## Ethernet SIGNALS




## Codec SIGNALS




## SpeakerAmp SIGNALS




## USB-C Ace2 SIGNALS




## PMU SIGNALS



## SE SIGNALS



PAGE TITLE			DRAWING NUMBER		SIZE	
SoC Project Support			051-05371		D	
 Apple Inc.			REVISION			
			6.0.0			
NOTICE OF PROPRIETARY PROPERTY:			BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED			PAGE			
			21 OF 700			
			SHEET			
			20 OF 77			



A

\*\*\* OK2INTEGRATE \*\*\*




BOM\_COST\_GROUP=SECURE ELEMENT

[www.repairlap.com](http://www.repairlap.com)

## Power Input Connector

## Port Caps



DC INLET BOM TABLE:

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
677-22697	1	CONN,RCPT,MAGNETO,X1843,GREY	J5100	CRITICAL	DC:A
677-22699	1	CONN,RCPT,MAGNETO,X1843,YELLOW	J5100	CRITICAL	DC:B
677-22700	1	CONN,RCPT,MAGNETO,X1843,GREEN	J5100	CRITICAL	DC:C
677-22702	1	CONN,RCPT,MAGNETO,X1843,BLUE	J5100	CRITICAL	DC:D
677-22704	1	CONN,RCPT,MAGNETO,X1843,RED	J5100	CRITICAL	DC:E
677-22703	1	CONN,RCPT,MAGNETO,X1843,PURPLE	J5100	CRITICAL	DC:F
677-22698	1	CONN,RCPT,MAGNETO,X1843,ORANGE	J5100	CRITICAL	DC:G

LDSTRT = GND disables watchdog timer

```
tretry [ms] = 0.0468 x C5151 [pF] + 0.2ms
C5151 = 10nF : 413ms RETRY timer
```

C5152 = Open : 4x auto-retry before LATCH OFF  
= GND : disable auto-retry

```
slew rate [V/ms] = 4600 / C5150 [pF]
C5150 = 18nF : 0.256 V/ms slew rate (64ms)
```

$$\begin{aligned} \text{ILIM} &= (1460 / \text{C5150}) + 0.11\text{A} \\ \text{R5150} &= 100 \text{ ohm} : \text{ILIM} = 12.9\text{A}/14.7\text{A} \end{aligned}$$

ILIM Blanking [ms] = C5155 [nF] x 0.98V / 2.1uA  
C5155 = 10nF : 4.7ms typ ILIM Blanking

```
FAST ILIM = 2.1x ILIM
Pulling ILIM to GND triggers a FAULT
ILIM = OPEN sets ILIM = 0A
```

```
IMON : V = R5156 x 246uA/A x IPBUS
R5156 = 649 : Sets 0.16 V/A
```


TOTAL CAPACITANCE NOT TO EXCEED 1mF  
SYSTEM CAPACITANCE

MAIN MLB + USB IO BOARD

540uF POLY TANT Capacitance  
8x 22uF + 3x 68uF + 16x 10uF

366uF CERAMIC Capacitance  
32x 10uF + 8x 4.7uF + 4x 2.2uF + Misc 1uF or less  
\* Value not derated for DC BIAS


## SUDDEN POWER FAIL (SPF) Caps




```
128s00117 used as primary source due to larger footprint
128s00006 added as second source


128s00385 used as primary source due to larger footprint
128s00217 added as second source
```

## SUDDEN POWER FAIL SOC SIGNAL



PAGE TITLE			
Power Connectors			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05371		D
	REVISION		
	6.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
		51 OF 700	
SHEET			
		22 OF 77	






PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S00633	338S00594		U5200	


PAGE TITLE			
PBUS Port Controller			
	DRAWING NUMBER	051-05371	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	52 OF 700
		SHEET	23 OF 77

BOM\_COST\_GROUP=PLATFORM POWER








## PSU Overcurrent Detection/Protection



ASSERTION PERIOD

PAGE TITLE		PSU/PCC Sensor	
 Apple Inc.		DRAWING NUMBER	
		051-05371	
		REVISION	
		6.0.0	
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
I HEREBY CERTIFY THAT THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I WILL NOT REVEAL OR PUBLISH IT IN WHOLE OR PART I WILL NOT REPRODUCE OR COPY IT I WILL NOT REVEAL OR PUBLISH IT IN WHOLE OR PART ALL RIGHTS RESERVED			
		PAGE	56 OF 700
		SHEET	25 OF 77



PAGE TITLE			
POWER: 3V8 MAIN			
 Apple Inc.	DRAWING NUMBER	051-05371	SIZE D
	REVISION	6.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		57 OF 700	
SHEET		26 OF 77	



# SLAVE PMU BUCKS

D

C

B


A

D


C

B

A



BOM\_COST\_GROUP=PLATFORM POWER

SYNCH MASTER=neurashb		SYNCH DATE=24/27/2020	
PAGE TITLE			
PMU: SLAVE INPUT PWR & BUCKS			
 Apple Inc.	DRAWING NUMBER	051-05371	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	77 OF 700
		SHEET	27 OF 77

## D



C

C

B

B

A

A



## D



A



C


B

A

SLAVE PMU AMUX ALIAS

NC\_SPMU\_AMUX\_B<0...3> == NC\_SPMU\_AMUX\_B<0...3> [OUT] 29



VSS alias connection



SLAVE PMU GPIOs

29	NC_SPMU_GPIO1	==	NC_SPMU_GPIO1	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO2	==	NC_SPMU_GPIO2	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO4	==	NC_SPMU_GPIO4	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO5	==	NC_SPMU_GPIO5	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO6	==	NC_SPMU_GPIO6	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO7	==	NC_SPMU_GPIO7	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO8	==	NC_SPMU_GPIO8	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO9	==	NC_SPMU_GPIO9	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO10	==	NC_SPMU_GPIO10	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO11	==	NC_SPMU_GPIO11	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO12	==	NC_SPMU_GPIO12	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO13	==	NC_SPMU_GPIO13	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO14	==	NC_SPMU_GPIO14	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO15	==	NC_SPMU_GPIO15	MAKE_BASE=TRUE	NO_TEST=1
29	NC_SPMU_GPIO16	==	NC_SPMU_GPIO16	MAKE_BASE=TRUE	NO_TEST=1

SLAVE PMU PROBE POINTS



TP\_SPMU\_AMUX\_AY == TP\_SPMU\_AMUX\_AY [MAKE\_BASE=TRUE]

TP\_SPMU\_AMUX\_BY == TP\_SPMU\_AMUX\_BY [MAKE\_BASE=TRUE]

PU\_VDD\_MAIN\_PRE\_UVLO\_L == PU\_VDD\_MAIN\_PRE\_UVLO\_L [MAKE\_BASE=TRUE]

SIMETRA UNUSED LDO

NC_SPMU_VLDO6		==	NC_SPMU_VLDO6	28
NC_SPMU_VLDO15	NO_TEST	==	NC_SPMU_VLDO15	28
NC_SPMU_VLDO17	NO_TEST	==	NC_SPMU_VLDO17	28
NC_SPMU_VLDO18	NO_TEST	==	NC_SPMU_VLDO18	28
UNUSED_SPMU_VLDO9	NO_TEST	==	UNUSED_SPMU_VLDO9	28

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-05371

REVISION  
6.0.0

BRANCH

PAGE  
80 OF 700

SHEET  
30 OF 77

PAGE TITLE  
PMU: SLAVE SUPPORT

SIZE  
D








## A





8	7	
MASTER PMU LDO, ADC, & GPIO		



U8100




OMIT\_TABLE

SER


BGA

SYM 5 OF 6

AC_OUT<0>	WLED_LP_LX	C21	NC MPMU WLED LP LX 0	NO_TEST=1
AC_OUT<1>	WLED_LP_LX	C22	NC MPMU WLED LP LX 1	NO_TEST=1
AC_OUT<2>				
AC_OUT<3>				
AC_OUT<4>	WLED_HP1_LX	A19	NC MPMU WLED HP1 LX 0	NO_TEST=1
AC_OUT<5>	WLED_HP1_LX	B19	NC MPMU WLED HP1 LX 1	NO_TEST=1
AC_OUT<6>	WLED_HP1_LX	C19	NC MPMU WLED HP1 LX 2	NO_TEST=1
AC_OUT<7>				
AC_OUT<8>				
AC_OUT<9>	WLED_HP2_LX	E21	NC MPMU WLED HP2 LX 0	NO_TEST=1
AC_OUT<10>	WLED_HP2_LX	E22	NC MPMU WLED HP2 LX 1	NO_TEST=1
AC_OUT<11>				
AC_OUT<12>				
AC_OUT<13>	WLED_VOUT_FB	E18	NC MPMU WLED VOUT_FB	NO_TEST=1
AC_OUT<14>				
AC_OUT<15>				
AC_OUT<16>	VCP_OUT_SPARE	U21	NC MPMU VCP_OUT_SPARE	NO_TEST=1
AC_OUT<17>				
	VMBX_SPARE	J12	NC MPMU VMBX_SPARE	NO_TEST=1










PP5V\_S2\_SYS\_REG



PP5V_S2_SYS			
VOUT	5V03	+/- 1.3%	
ICCMAX	2A		
ITDC	1A		
OCF	3.5A MIN	4.5A TYP	
FSW	1500kHz		

128s00038  
150uF 6.3V 18mohm 2Arms


BOM\_COST\_GROUP=PLATFORM POWER


PAGE TITLE			DRAWING NUMBER	SIZE
			051-05371	D
			REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH	
			PAGE	123 OF 700
			SHEET	35 OF 77

3V3\_S2 VR

```
PACK_OPTION=3V3_S2_PBUS-B12
PACK_OPTION=3V3_S2_PBUS-D2
PACK_OPTION=3V3_S2_PBUS-D12
PACK_OPTION=3V3_S2_PBUS-25V_D2
```

START UP TIME <5 MS



<small>www.apple.com/legal/privacy</small> <b>PAGE TITLE</b>		<small>www.apple.com/16</small> <b>POWER: 3V3 S2</b>	
 <b>Apple Inc.</b>		<b>DRAWING NUMBER</b> <b>051-05371</b>	<b>SIZE</b> <b>D</b>
		<b>REVISION</b> <b>6.0.0</b>	
<b>NOTICE OF PROPRIETARY PROPERTY:</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<b>BRANCH</b>  <b>PAGE</b> 127 OF 700  <b>SHEET</b> 36 OF 77	



D

D

C

C


B


B


A

A

1V8 S2 EXTERNAL SOC DRAM SWITCH






SYNC_MASTER=vincent		SYNC_DATE=10/18/2019	
PAGE TITLE			
POWER: Misc LDOs and FETs			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-05371	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		6.0.0	
		BRANCH	
		PAGE	128 OF 700
		SHEET	
		37 OF 77	



Unused

```
AP_I2C2  (unused)
AP_I2C4  (DFR unused)
ISP_I2C0 (Unused image processor port)
ISP_I2C1 (Unused image processor port)
ISP_I2C3 (Unused image processor port)
AOP_I2CM1 (Unused enet I2C port)
```




PAGE TITLE			
I2C Connections 1			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-05371		D
	REVISION		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  II NOT TO REPRODUCE OR COPY IT  III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		6.0.0	
		BRANCH	
		PAGE	130 OF 700
		SHEET	38 OF 77





## Left Audio Amps current sensing (IALR)


Gain: 100x, EDP: 6 A  
Rsns: 0.003 (RD300)  
Vsns: 30mV\*100V/V, Range: 10 A  
ADC: SPMU\_AMUX<0>



May need to sense Left & Right amps separately.  
See release 0.35.0 for original setup.


## Display & Backlight current sensing (IBLR)

Gain: 200X, EDP: 4 A  
Rsns: 0.003 (RD310)  
Vsns: 15mV\*200V/V, Range: 5 A  
ADC: SPMU\_AMUX<1>



## System 3V3 I/V sensing (WiFi/Enet/BacklightCtrl) (IO3R/VO3R)

Gain: 100x, EDP: 2.6 A  
Rsns: 0.010 (RD320)  
Vsns: 33.3mV\*100V/V, Range: 3.33 A  
ADC: SPMU\_AMUX<2>




Make cap in RC filter  
that feeds ADC a  
short if sensor is not used

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	4	RES,MF,1A MAX,0.0 OHM,5%,0201,BLACK	CD301,CD311,CD321,CD324		LOADISNS:N
138S0831	4	CAP,CER,X5R,2.2UF,20%,6.3V,0201	CD301,CD311,CD321,CD324		LOADISNS:Y

INA21X PARTS HAVE MINOR LEAKAGE PATH FROM INPUTS TO OUTPUT WHEN UNPOWERED.  
PULL-DOWN RESISTORS ON INA OUTPUTS BLEED OFF THE LEAKAGE CURRENT TO PREVENT  
SIGNAL PUMP-UP.

## PSU input I/V & Predictive Throttling sensing (ID0R/VD0R)

EDP: 9 A (10A??)  
Isns: Vadc = 246uA/A \* I \* R5156, Range: 14.7A,max for R5156=649ohms  
Vsns: Vadc = PPVBUS \* RD345 / (RD345 + RD344) = 4.514V nom for 15.8V input  
ADC: MPMU\_AMUX<0> voltage, MPMU\_AMUX<1> current




Short input to ADC  
if sensor not used

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	1	RES,MF,1A MAX,0.0 OHM,5%,0201,BLACK	RD345		LOADISNS:N
118S0020	1	RES,MF,102KOHM,1.1/20W,0201	RD345		LOADISNS:Y
117S0201	1	RES,MF,1A MAX,0.0 OHM,5%,0201,BLACK	CD341		LOADISNS:N
138S0831	1	CAP,CER,X5R,2.2UF,20%,6.3V,0201	CD341		LOADISNS:Y

## PPVCC\_MAIN Vreg output current measurement (IMVC/VMVR)


Uses Vreg's existing sense resistors  
Bus: SMC I2C2, Addr: 0x8A/B



I2C Write = 0X8A  
I2C Read = 0X8B

## AMUX input aliases

SPMU_AMUX A<0>	=	SPMU_AMUX A<0>	29	MAKE_BASE=TRUE
SPMU_AMUX A<1>	=	SPMU_AMUX A<1>	29	MAKE_BASE=TRUE
SPMU_AMUX A<2>	=	SPMU_AMUX A<2>	29	MAKE_BASE=TRUE
SPMU_AMUX A<3>	=	SPMU_AMUX A<3>	29	MAKE_BASE=TRUE
MPMU_AMUX A<0>	=	MPMU_AMUX A<0>	33	MAKE_BASE=TRUE
MPMU_AMUX A<1>	=	MPMU_AMUX A<1>	33	MAKE_BASE=TRUE
MPMU_AMUX A<2>	=	MPMU_AMUX A<2>	33	MAKE_BASE=TRUE
MPMU_AMUX A<3>	=	MPMU_AMUX A<3>	33	MAKE_BASE=TRUE




PAGE TITLE		
Power Sensors (1)		
Apple Inc.	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		133 OF 700
I NOT TO REPRODUCE OR COPY IT		SHEET
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 77
IV ALL RIGHTS RESERVED		

BOM\_COST\_GROUP=SENSORS




NAND PP1V25\_AWAKESW current sensing (Buck SW5 output) (IM1C)

Gain: 200x, EDP: 1 A  
Rsns: 0.015 (RD400)  
Vsns: 15mV\*200V/V, Range: 1.67 A  
ADC: MPMU\_AMUX<2>



NAND PP0V9 current sensing (Buck SW6+7 output) (IM0C)


Gain: 200x, EDP: 1.7 A  
Rsns: 0.01 (RD410)  
Vsns: 25mV\*200V/V, Range: 2.5 A  
ADC: MPMU\_AMUX<3>



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
107S0276	107S00020		RD410	

MPMU high side I/V sensing (IPMR/VPMR)

Gain: 200x, EDP: 1.7 A  
Rsns: 0.01 (RD410)  
Vsns: 25mV\*200V/V, Range: 2.5 A  
ADC: MPMU\_AMUX<3>  
Bus: SMC I2C2, Addr: 0x84/5



I2C Write = 0X84  
I2C Read = 0X85  
(A0=SDA, A1=Gnd)


Make cap in RC filter  
that feeds ADC a  
short if sensor is not used

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0201	2	RES,MF,1A MAX,0.0 OHM,5%,0201,BLACK	CD401,CD411		LOADISNS:N
138S0831	2	CAP,CER,X5R,2.2UF,20%,6.3V,0201	CD401,CD411		LOADISNS:Y

INA21X PARTS HAVE MINOR LEAKAGE PATH FROM INPUTS TO OUTPUT WHEN UNPOWERED.  
PULL-DOWN RESISTORS ON INA OUTPUTS BLEED OFF THE LEAKAGE CURRENT TO PREVENT  
SIGNAL PUMP-UP.

SPMU high side I/V sensing (IPSR/VPSR)

Gain: 200x, EDP: 1.7 A  
Rsns: 0.01 (RD410)  
Vsns: 25mV\*200V/V, Range: 2.5 A  
ADC: MPMU\_AMUX<3>  
Bus: SMC I2C2, Addr: 0x88/9



I2C Write = 0X88  
I2C Read = 0X89  
(A0=Gnd, A1=Vs)

Power sensors on USB Adapter board

Location	I2C bus/addr	SMC key
USBC 5V current	SMC I2C2/0x80	IU5C
USBC 5V voltage	SMC I2C2/0x80	VU5C
Right Spkr Amp current	SMC I2C2/0x82	IAPR
Right Spkr Amp voltage	SMC I2C2/0x82	VAPR


BOM\_COST\_GROUP=SENSORS

DESIGN: T585/TGA_140		
LAST CHANGE: Thu Dec 20 16:56:50 2018		
PAGE TITLE		
Power Sensors (2)		
	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	134 OF 700
	SHEET	41 OF 77

THERMAL SENSORS


MASTER PMU TDEV1 [TMVR]

LOCATION: U5710 & U5721, FETs in 3.8V AON VR Vreg




MASTER PMU TDEV2 [TSCD]

LOCATION: SOC proximity



MASTER PMU TDEV3 [Txxx]

LOCATION: Left side MLB air intake (near Fan1)



Thermal sensors on USB Adapter board

Location	Channel	SMC key
-----	-----	-----
TMP464 local	Local	TIOP
Left Port ACE die	D1	TT0D
LeftMiddle Port ACE die	D2	TT1D
USB Adapt Bd ambient	D3	TPSD
USBC 5V Vreg prox	D4	T5VP


All USB Adapter board sensors  
are on SMC I2C2 bus @ 0x90/1

TDEV input alias

42 VDDMAIN VREG THMSNS	==	VDDMAIN VREG THMSNS	33
MAKE_BASE=TRUE			
42 SOC THMSNS	==	SOC THMSNS	33
MAKE_BASE=TRUE			
42 AMB COOL1 THMSNS	==	AMB COOL1 THMSNS	33
MAKE_BASE=TRUE			
42 NC MPMU TDEV4	==	NC MPMU TDEV4	33
MAKE_BASE=TRUE			
42 NC MPMU TDEV5	==	NC MPMU TDEV5	33
MAKE_BASE=TRUE			
42 WLANBT THMSNS	==	WLANBT THMSNS	33
MAKE_BASE=TRUE			
42 BKLT THMSNS	==	BKLT THMSNS	33
MAKE_BASE=TRUE			
42 MPMU THMSNS	==	MPMU THMSNS	33
MAKE_BASE=TRUE			


MASTER PMU TDEV6 [TW0P]

LOCATION: WLANBT, back side




MASTER PMU TDEV7 [Tb0P]

LOCATION: Backlight Ctlr proximity




MASTER PMU TDEV8 [TPMP]

LOCATION: MPMU proximity




SLAVE PMU TDEV1 [TmhP]

LOCATION: MLB maximally hot location




SLAVE PMU TDEV2 [TaMP]

LOCATION: Right side MLB air intake (near Fan0)




SLAVE PMU TDEV3 [TH0T]

LOCATION: NAND proximity, top side





SLAVE PMU TDEV4 [TH0B]

LOCATION: NAND proximity, bottom side



SLAVE PMU TDEV5 [TPSP]

LOCATION: SPMU proximity




BOM\_COST\_GROUP=SENSORS


PAGE TITLE		
Temperature Sensors		
	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	139 OF 700
	SHEET	42 OF 77



Fan Controller(located BY SOC)  
Fan "1" ONLY on J456 design - SMC I2C0




Fan Controller (Located BY AUDIO AMP)  
Fan "0" common to J456 & J457 designs - SMC I2C3



BOM\_COST\_GROUP=FAN

PAGE TITLE			
FAN: System Fan Connector			
	DRAWING NUMBER	051-05371	SIZE
	REVISION	6.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	145 OF 700
		SHEET	43 OF 77





D

C

B




A

D


C

B

A




BOM\_COST\_GROUP=USB-C

PAGE TITLE		
USB-C: Backup		
 Apple Inc.	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	159 OF 700
	SHEET	45 OF 77








ENET: 1G ENET PHY (Caesar IV)		
	DRAWING NUMBER	051-05371
	REVISION	6.0.0
	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		185 OF 700
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET
I NOT TO REPRODUCE OR COPY IT		47 OF 77
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		


\*\*\* OK2INTEGRATE\*\*\*

LEVEL SHIFTERS


1V2->3V3 LS  
DIRECTION IS A->B




3V3->1V2 LS




1V2->3V3 LS




CAESAR IV 1.2V INT.VR CMPTS




ENET PCIE AC Caps



3V3->1V2 LS




CAESAR IV NON-VOLATILE MEMORY STRAPPING



CAESAR 4 HAS INTERNAL PULLUPS ON THESE PINS

COMPATIBLE NVRAM (ROM CONTAINS MAC ADDRESS, PCIE CONFIG, NIC PROXY)				
SO	SI	CS#	SCLK	
-	0	1	-	AUTO SENSE (ON CHIP), ATMEL - AT45DB011D, AT45DB021D, ST - M45PE10, M45PE20
-	1	0	-	EEPROM - 24C64, 24C512 - 376 KHZ.
-	1	1	-	MICROCHIP - 24LC04, 24LC08 - 376 KHZ.

1G ETHERNET ACTIVITY LED




BOM\_COST\_GROUP=ETHERNET


ENET: 1G SUPPORT 1		
Apple Inc.	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY:		PAGE
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		187 OF 700
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET
II NOT TO REPRODUCE OR COPY IT		48 OF 77
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		




\*\*\* OK2PLACE \*\*\*



BOM\_COST\_GROUP=ETHERNET

PAGE TITLE		
ENET: SUPPORT 2		
 Apple Inc.	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	188 OF 700
	SHEET	49 OF 77







\*\*\* OK2INTEGRATE \*\*\*

# RASPUTIN WIFI/BT MODULE GND


# ANTENNA CONNECTORS


2G\_C1  
5G\_C0  
BT\_C0

2G\_C0  
5G\_C1  
BT\_C1

BT\_C0\_DED


# WLBT DEBUG CONNECTOR




PAGE TITLE		
WIFI/BT: ANTENNA and GND		
 Apple Inc.	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	201 OF 700
	SHEET	52 OF 77





SYNC_MASTER=Michael		SYNC_DATE=05/04/2020	
PAGE TITLE			
STORAGE: SSD0 S5E <0>			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-05371	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		6.0.0	
		BRANCH	
		PAGE	
		220 OF 700	
		SHEET	
		53 OF 77	





[www.repairlap.com](http://www.repairlap.com)



\*\*\*OK2INTEGRATE\*\*\*

THIS EXTERNAL NAND VCC DISCHARGE CIRCUITRY IS FOR SYSTEM THAT DOES NOT USE OCARINA







D

C

B


A

D


C

B


A




PAGE TITLE		
Display: Internal DP Connector		
	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	236 OF 700
	SHEET	57 OF 77












NC Aliases


IN	NC_DISABLE_STROBE	=	NC_DISABLE_STROBE	MAKE_BASE=TRUE
IN	NC_FTCAM_DISABLE_L	=	NC_FTCAM_DISABLE_L	MAKE_BASE=TRUE
IN	NC_DMIC_DISABLE_L	=	NC_DMIC_DISABLE_L	MAKE_BASE=TRUE

Level Shifter - DMIC & FTCAM




To connector

DIRECTION IS A->B for second source





From connector

SYNC_MASTER=samantha		SYNC_DATE=05/21/2020	
PAGE TITLE			
SECDIS: Level Shifters			
 Apple Inc.	DRAWING NUMBER	051-05371	SIZE D
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:	BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	PAGE	243 OF 700	
	SHEET	61 OF 77	

BOM\_COST\_GROUP=SOC

\*\*\* OK2INTEGRATE \*\*\*

# AUDIO 1.2V <-> 1.8V LEVEL SHIFTERS




## AUDIO TEST POINTS

COPY BELOW THE AUDIO TEST POINTS THAT WILL BE LOCATED ON THIS DESIGN

## AMPLIFIERS I2C ADDRESSES VS PU/PD RESISTORS

SSM3515				
I2C @ 7-BIT	I2C @ 8-BIT	ADDR PIN	P-U RES.	P-D RES.
0X14	0X28	47K TO GND	NOSTUFF	117S0105
0X15	0X2A	OPEN	NOSTUFF	NOSTUFF
0X16	0X2C	47K TO 1.8V	117S0105	NOSTUFF
0X17	0X2E	0R TO 1.8V	117S0201	NOSTUFF

SYNC_MASTER=david		SYNC_DATE=09/28/2020	
PAGE TITLE			
AUDIO SUPPORT			
 Apple Inc.		DRAWING NUMBER	051-05371
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	
		PAGE	244 OF 700
		SHEET	62 OF 77





\*\*\* OK2INTEGRATE \*\*\*

AUDIO JACK CODEC I2C ADDRESS		
AD1	AD0	ADDRESS
GND	GND	0X48 <--
GND	1.8V	0X49
1.8V	GND	0X4A
1.8V	1.8V	0X4B

CHANGES FROM PREVIOUS DESIGNS:


- REMOVED LDO TO GENERATE LOCAL 1.8V  
<RDAR:///50645294>
- CHANGED VL SUPPLY FROM 1.8V TO 1.2V  
<RDAR:///TBD>
- SUPPLIED VD\_FILT EXTERNALLY  
<RDAR:///TBD>
- CHANGED VP SUPPLY FROM 3.3V TO 3.8V  
<RDAR:///TBD>




NOTES:

- SEE TEST POINT SIGNALS & LOCATIONS ON REF DESIGN PAGE 1
- THE FOLLOWING SIGNALS SHOULD HAVE A LOW DCR PATH:
  - VP SUPPLY
  - VCP SUPPLY
  - AUDIO\_JACK\_LEFT/RIGHT\_OUT
  - AUDIO\_JACK\_GB/CH\_GND
- GB\_MIC SIGNAL CONNECTS TO CH\_GND AT A/J CONNECTOR.  
CH\_MIC SIGNAL CONNECTS TO GB\_GND AT A/J CONNECTOR.
- VP SUPPLY RAIL ACCEPTS 3.0V TO 5.25V AND NEEDS TO COME UP FIRST AND TURN OFF LAST (NEED TO STAY UP WHEN THE OTHER RAILS GO DOWN)  
VP CURRENT CONSUMPTION WITH PART IN LOWEST POWER STATE:
  - 3.1UA (1V8 OFF, RST# LOW)
  - 3.6UA (1V8 ON, RST# LOW)
  - 36UA (1V8 ON, RST# HIGH)

BOM\_COST\_GROUP=AUDIO

SYNC_MASTER=adrien		SYNC_DATE=07/13/2020	
PAGE TITLE			
AUDIO JACK CODEC			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-05371	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	6.0.0
		BRANCH	
		PAGE	245 OF 700
		SHEET	63 OF 77



NOTES:

- THE FOLLOWING SIGNALS SHOULD HAVE A VERY LOW DCR PATH:
  - SPKRAMP\_XX\_OUTP/N\_R
  - SPKRAMP\_XX\_OUTP/N
  - PVDD SUPPLY
- FOR THERMALS PGND PINS MUST CONNECT TO GND LAYERS USING COPIOUS AMOUNT OF VIAS.
- COPY TEST POINTS FROM PAGE 1 OF THIS REF DESIGN

PAGE TITLE		PAGE NUMBER	
DRAWING NUMBER		REVISION	
BRANCH		PAGE	
PAGE		SHEET	
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I NOT TO REPRODUCE OR COPY IT	
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



D

C

B

A


D

C



B

A



SPEAKER CONNECTOR



AUDIO ALIASES



AUDIO ALIASES









\*\*HEAVY THERMAL VIAS\*\*  
\*\*ARRAY TO GND PLANE\*\*


0dBFS = 14Vpk


Amplifiers Bulk Capacitance

APN 128S00117



BOM\_COST\_GROUP=AUDIO

PAGE TITLE		
Audio Connectors		
 Apple Inc.	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	248 OF 700
	SHEET	65 OF 77



PAGE TITLE		
Audio Jack Connector		
	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
		PAGE
		249 OF 700
		SHEET
		66 OF 77



	8	7	6	5	4	3	2	1																
D	DFU Test Points		FUNC_TEST	BKLT FCT Test Points		FUNC_TEST	Audio Test Points		NEED_TP	Power Test Points		NEED_TP	USB-C Test Points		NEED_TP									
	61	I2C_SEEPROM_SCL	TRUE	5	7	67	601	BL_EN_R	TRUE	59	6101	P15V8AON_PFE_UPO_L	TRUE	25	34	6295	ATCRTMR0_RESET_1V8_L	TRUE	44	69				
	62	I2C_SEEPROM_SDA	TRUE	5	7	67	602	BL_PWR_ON_R	TRUE	59	6102	P3V8AON_EXTVCC	TRUE	26		6296	ATCRTMR0_RESET_MUX_1V8_L	TRUE	45					
	63	PMU_ACTIVE_READY	TRUE	6	33	46	68	603	PPVIN_BKLT_PWR	TRUE	58	6103	P3V8AON_SGND	TRUE	26		6297	ATCRTMR1_RESET_1V8_L	TRUE	44				
	64	PMU_ONOFF_L	TRUE	33	66	68		604	BKLT_BOOST_1	TRUE	60	6104	PP1V5_VLD0INT_MPMU	TRUE	21	22	23	6298	ATCRTMR1_RESET_L	TRUE	44	46		
	65	PMU_RESET_L	TRUE	6	10	33	68	605	BKLT_BOOST_2	TRUE	60	6105	PP1V5_VLD0INT_SPMU	TRUE	27	28		6299	I2C_UPC0_ATCRTMR0_SCL_1V8	TRUE	44			
	66	PMU_SHDN	TRUE	33				606	LED_RETURN_1	TRUE	60	6106	PP1V8_AWAKE_SPMU_GPIO	TRUE	28		6300	I2C_UPC0_ATCRTMR0_SDA_1V8	TRUE	44				
	67	PMU_SYS_ALIVE	TRUE	33	46	57	68	607	TDM_L2D_RETURN_2	TRUE	60	6107	PP1V8_S2SW_VDD1	TRUE	71		6301	I2C_UPC1_ATCRTMR1_SCL	TRUE	44	46			
	68	PU_PMU_RSL0C_RST_L	TRUE	34				608	LED_RETURN_3	TRUE	60	6108	PP2V5_S2	TRUE	70		6302	I2C_UPC1_ATCRTMR1_SCL_1V8	TRUE	44				
	69	SOC_DFU_STATUS	TRUE	6	45	46	68	609	LED_RETURN_4	TRUE	60	6109	PP3V3_S2SW_ENET	TRUE	50		6303	I2C_UPC1_ATCRTMR1_SDA	TRUE	44	46			
C	70	SOC_SOCHOT_L	TRUE	7	33	46	69	610	LED_RETURN_5	TRUE	60	6110	PP3V8_AON_VDDMAIN_MPMU	TRUE	71		6304	I2C_UPC1_ATCRTMR1_SDA_1V8	TRUE	44				
	71	DEMUX_SEL	TRUE	69				611	LED_RETURN_6	TRUE	60	6111	PP3V8_AON_VDDMAIN_SPMU	TRUE	71		6305	I2C_SMC_SNS0_SCL	TRUE	10	39			
	72	I2C_SMC_UPC_SCL	TRUE	10	23	39	46	612	LED_RETURN_7	TRUE	60	6112	PP3V8_CODEC_VP	TRUE	63		6306	I2C_SMC_SNS0_SDA	TRUE	10	39			
	73	I2C_SMC_UPC_SDA	TRUE	10	23	39	46	613	LED_RETURN_8	TRUE	60	6113	PP5V_BSTLQ_VOINT_MPMU	TRUE	33		6307	SWD_UPC_SWCLK	TRUE	7	23	46		
	74	KISMUX_SEL	TRUE	69				614				6114	PP5V_BSTLQ_VOINT_SPMU	TRUE	28		6308	SWD_UPC_SWCLK_3V3	TRUE	23				
	75	SOC_DOCK_CONNECT	TRUE	10	69			615				6115	PPBUS_AON_PORT	TRUE	22	23	6309	SWD_UPC_SWDIO1	TRUE	7	23			
	76	SOC_FORCE_DFU	TRUE	6	33	46	68	616				6116	PPVBATT_AON_RTC	TRUE	24		6310	SWD_UPC_SWDIO1_3V3	TRUE	23				
	77	SWD_SOC_SWCLK	TRUE	10	46	69		617				6117	PPVDD_DCS_S1	TRUE	70		6311	UPC_FORCE_PWR	TRUE	7	46			
	78	SWD_SOC_SWDIO	TRUE	10	46	69		618				6118	PPVDD_DISP_S1	TRUE	70		6312	UPC_I2C_INT_R_L	TRUE	38	46			
	79	TP_SMC_FIXTURE_MODE_L	TRUE	72				619				6119	PPVDD_PCPU_AWAKE	TRUE	70		6313	USBC_ATC0_AUX_N	TRUE	6	46			
B	80	UART_DEBUGPRT_D2R	TRUE	7	46	69		620				6120	PPVDD_PMU_LDO_PRRREG	TRUE	70		6314	USBC_ATC0_AUX_P	TRUE	6	46			
	81	UART_DEBUGPRT_R2D	TRUE	7	46	69		621				6121	PPVDD_SOC_S1	TRUE	70		WiFi Test Points							
	82	UART_SMC_DEBUGPRT_D2R	TRUE	10	46	69		622				6122	P3V8AON_INTVCC_5V	TRUE	26									
	83	UART_SMC_DEBUGPRT_R2D	TRUE	10	46	69		623				6123	P3V8AON_VOSNS	TRUE	26									
	84	USB_DBG_LS_N	TRUE	46	69			624				6124	VSS_ANA_MPMU	TRUE	34									
	85	USB_DBG_LS_P	TRUE	46	69			625				6125	VSS_ANA_SPMU	TRUE	30									
	86	USB2_ATC0_LS_N	TRUE	46	69			626				Pwr Ctrl Test Points		NEED_TP										
	87	USB2_ATC0_LS_P	TRUE	46	69		627																	
	88	GND	TRUE					628				Pwr Ctrl Test Points			NEED_TP									
	Parrot DFU Test Points		FUNC_TEST	Display FCT Test Points		FUNC_TEST	CCG3 Test Points		NEED_TP	ENET Test Points				NEED_TP								Fan Test Points		NEED_TP
829	ATCRTMR0_RESET_L	TRUE	44	45	46	897	EDP_PANEL_PWR	TRUE	57	897	ENET_RESET_L	TRUE	9	48		897	NAND_BEH	TRUE	7	53	54			
830	I2C_UPC0_ATCRTMR0_SCL	TRUE	44	46		898	LCD_PWR_EN	TRUE	57	898	ENET_WAKE_L	TRUE	34	48	898	NAND0_BOOT2	TRUE	53	54					
831	I2C_UPC0_ATCRTMR0_SDA	TRUE	44	46		899	PP_VCCD	TRUE	23	899	ENET_SR_LX	TRUE	47	48	899	NAND0_CLKREQ0_L	TRUE	9	20					
832	PP3V3_S2SW_USBC0	TRUE	45			900	PP_VDDD	TRUE	22	23	897	PP15V8_FAN0_FET	TRUE	43	897	NAND0_CLKREQ1_L	TRUE	9	20					
A	Power DFU Test Points		FUNC_TEST	FAN0 FCT/Mac-1 Test Points		FUNC_TEST	Fan Test Points		NEED_TP	FAN0 FCT/Mac-1 Test Points		FUNC_TEST	NAND FCT Test Points		FUNC_TEST	SOC Power FCT Test Points		FUNC_TEST	Audio FCT Test Points		FUNC_TEST			
	833	PBUS_CC	TRUE	22	23		897	EDP_PANEL_PWR	TRUE	57	897	TP_I2C_SMC_FAN0_SCL_3V3	TRUE	39	43	897	PP0V6_S1_VDDQ1	TRUE	70					
	834	PP1V25_S2	TRUE	70			898	LCD_PWR_EN	TRUE	57	898	I2C_SMC_FAN0_SDA_3V3	TRUE	39	43	898	PP0V72_S2_VDD_LOW	TRUE	70					
	835	PP1V8_AON	TRUE	70			899	LCD_PWR_EN	TRUE	57	899	PP15V8_FAN0_FILT	TRUE	33	34	43	899	PP0V76_S1_SRAM	TRUE	70				
	836	PP3V3_S2_UPC	TRUE	70			900	LDPD_INT_HPD	TRUE	8	57	900	PP15V8_FAN1_FET	TRUE	43		900	PP0V76_S1_SRAM	TRUE	70				
	837	PP3V8_AON_VDDMAIN	TRUE	71			901	SPI_TCON_CS_L	TRUE	7	57	901	TP_FAN0_PWM	TRUE	43		901	PP0V805_S1_VDD_FIXED	TRUE	70				
	838	PP5V0_S2	TRUE	71			902	SPI_TCON_MISO	TRUE	7	57	902	TP_FAN0_TACH	TRUE	43		902	PP0V855_S2SW_C10	TRUE	70				
	839	PPBUS_AON	TRUE	71			903	SPI_TCON_MOSI	TRUE	20	57	903	TP_FAN1_PWM	TRUE	43		903	PP0V88_S1	TRUE	70				
	840	PPBUS_AON_DISP	TRUE	71			904	SPI_TCON_SCLK	TRUE	20	57	904	TP_FAN1_TACH	TRUE	43		904	PP0V88_S1	TRUE	70				
	841	PPBUS_AON_PORT_CONN	TRUE	22			905	TP_DISP_SWCLK	TRUE	72		905	TP_I2C_SMC_FAN0_SCL_3V3	TRUE	39	43	905	PP0V88_S1	TRUE	70				
SOC DFU Test Points		FUNC_TEST	FAN0 FCT/Mac-1 Test Points		FUNC_TEST	NAND Test Points		NEED_TP	FAN0 FCT/Mac-1 Test Points		FUNC_TEST	NAND FCT Test Points		FUNC_TEST	SOC Power FCT Test Points		FUNC_TEST	Audio FCT Test Points		FUNC_TEST				
843	I2C_SEEPROM_SCL	TRUE	5	7	67	907	TP_DISP_SWCLK	TRUE	72		907	TP_I2C_SMC_FAN0_SCL_3V3	TRUE	39	43	907	PP0V88_S1	TRUE	70					
844	I2C_SEEPROM_SDA	TRUE	5	7	67	908	TP_DISP_SWCLK	TRUE	72		908	I2C_SMC_FAN0_SDA_3V3	TRUE	39	43	908	PP0V88_S1	TRUE	70					
CCG3 Port Power DFU Test Points		FUNC_TEST	FAN0 FCT/Mac-1 Test Points		FUNC_TEST	NAND Test Points		NEED_TP	FAN0 FCT/Mac-1 Test Points		FUNC_TEST	NAND FCT Test Points		FUNC_TEST	SOC Power FCT Test Points		FUNC_TEST	Audio FCT Test Points		FUNC_TEST				
845	I2C_UPC_SCL	TRUE	7	23	38	46	909	TP_DISP_SWCLK	TRUE	72		909	TP_I2C_SMC_FAN0_SCL_3V3	TRUE	39	43	909	PP0V88_S1	TRUE	70				
846	I2C_UPC_SCL_SWCLK_3V3	TRUE	23				910	TP_DISP_SWCLK	TRUE	72		910	I2C_SMC_FAN0_SDA_3V3	TRUE	39	43	910	PP0V88_S1	TRUE	70				
847	I2C_UPC_SDA	TRUE	7	23	38	46	911	TP_DISP_SWCLK	TRUE	72														



# Debug Buttons and LEDs

AON

PPDCIN LED

PP3V8 AON LED

5V S2 LED

3.3V S2 LED

DFU LED

PMU\_ACTIVE\_READY\_LED

SYS\_ALIVE\_LED

PMU\_RESET\_LED

SOC\_DFU\_STATUS\_LED

PMU\_ACTIVE\_READY\_Q

SYS\_ALIVE\_Q

PMU\_RESET\_L\_Q













SOC\_DFU\_STATUS\_Q


PMU ACTIVE READY

PMU SYS ALIVE

PMU RESET L

SOC DFU STATUS




Debug 1		
 Apple Inc.	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH
		PAGE
		270 OF 700
		SHEET
		68 OF 77


BOM\_COST\_GROUP=DEBUG




SOC USB DFU MUX




SOC DBG MUX




PARROT DBG MUX




VITAMIC-C MK2 CONNECTOR




DOCK CONNECT




SYNC_MASTER=michael		SYNC_DATE=10/16/2019	
PAGE TITLE			
DEBUG: VITAMIN-C			
	DRAWING NUMBER	051-05371	SIZE
	REVISION	6.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		294 OF 700	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		69 OF 77	
IV ALL RIGHTS RESERVED			

# PMIC POWER CONNECTIONS


## SERA BUCK0




## SERA BUCK1




## SERA BUCK2




## SERA BUCK3




## SERA BUCK7




## SERA BUCK8




## SERA BUCK9




## SERA BUCK11




## SERA BUCK14




## SERA LD01




## SERA LD03




## SERA LD07




## SERA LDO9




## SERA RTC




## SERA BUCK SW1




## SERA BUCK SW3




## SIMETRA BUCK4




## SIMETRA BUCK5




## SIMETRA BUCK6




## SIMETRA BUCK10





## SIMETRA BUCK12





## SIMETRA BUCK13




## SIMETRA BUCK SW5




## SIMETRA BUCK SW6 AND SW7




## SIMETRA LD04




## SIMETRA LDO8





## SIMETRA LDO11



## SIMETRA LDO12



## SIMETRA LDO20





D

C

B

A


D

C


B

A


## PBUS Rails




## 5V S2 Rails




## 3.8V AON Rails




## 3.3V S2 Rails




## 1.8V S2 SOC DRAM Rail




## POWER SIGNAL ALIASES




## SPKR UNUSED



## Digital Ground



PAGE TITLE		
Power Alias - 2		
 Apple Inc.	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	401 OF 700
	SHEET	71 OF 77

D

C

B

A

D

C

B

A

## TGA ALIASES

12	IN	TP_VSNS_VDD2_1	==	TP_VSNS_VDD2_1	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VDD2_2	==	TP_VSNS_VDD2_2	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VDD_PCPU	==	TP_VSNS_VDD_PCPU	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VDD_ECPU	==	TP_VSNS_VDD_ECPU	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VDD_GPU	==	TP_VSNS_VDD_GPU	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VDD_SOC	==	TP_VSNS_VDD_SOC	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VDD_DISP	==	TP_VSNS_VDD_DISP	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VDD_DCS	==	TP_VSNS_VDD_DCS	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VDDOL	==	TP_VSNS_VDDOL	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VSS_PCPU	==	TP_VSNS_VSS_PCPU	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VSS_DDR	==	TP_VSNS_VSS_DDR	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VSS_1	==	TP_VSNS_VSS_1	MAKE_BASE=TRUE	67
12	IN	TP_VSNS_VSS_2	==	TP_VSNS_VSS_2	MAKE_BASE=TRUE	67

6	IN	TP_SOC_AMUX_OUT	==	TP_SOC_AMUX_OUT	MAKE_BASE=TRUE	67
<RDAR://51837131>						
57	IN	TP_DISP_SWDIO	==	TP_DISP_SWDIO	MAKE_BASE=TRUE	67
57	IN	TP_DISP_SWCLK	==	TP_DISP_SWCLK	MAKE_BASE=TRUE	67

## MISC TPs

10	IN	TP_SMC_FIXTURE_MODE_L	==	TP_SMC_FIXTURE_MODE_L	MAKE_BASE=TRUE	67
10	IN	TP_SOC_SW_DBG	==	TP_SOC_SW_DBG	MAKE_BASE=TRUE	67

## ENET ALIASES

48	47	IN	TP_SPI_ENET_SCLK	==	TP_SPI_ENET_SCLK	MAKE_BASE=TRUE
48	47	IN	PD_SPI_ENET_MISO	==	PD_SPI_ENET_MISO	MAKE_BASE=TRUE
48	47	IN	TP_SPI_ENET_MOSI	==	TP_SPI_ENET_MOSI	MAKE_BASE=TRUE
48	47	IN	TP_SPI_ENET_CS_L	==	TP_SPI_ENET_CS_L	MAKE_BASE=TRUE

## DISPLAY UNUSED SIGNALS

NO_TEST	NC_BKLT_UPDATE	==	NC_BKLT_UPDATE	OUT	59
---------	----------------	----	----------------	-----	----

## SE ALIASES

21	IN	NC_I2C_SE_SDA	==	NC_I2C_SE_SDA	NO_TESTMAKE_BASE=TRUE
21	IN	NC_I2C_SE_SCL	==	NC_I2C_SE_SCL	NO_TESTMAKE_BASE=TRUE

## NAND ALIASES

67	6	IN	SWD_NAND0_SWCLK	==	SWD_NAND0_SWCLK	OUT	53				
			MAKE_BASE=TRUE								
67	6	IN	SWD_NAND0_SWDIO	==	SWD_NAND0_SWDIO	OUT	54				
			MAKE_BASE=TRUE								
68	67	57	46	33	IN	PMU_SYS_ALIVE	==	PMU_SYS_ALIVE	OUT	53	54
54	IN	TP_NAND0_S5E1_JTAG_TDO	==	TP_NAND0_S5E1_JTAG_TDO	MAKE_BASE=TRUE	67					

## WIFI ALIASES

53	IN	NC_SPMI_WLBT_CLK_1V8	==	NC_SPMI_WLBT_CLK_1V8	NO TEST MAKE_BASE=TRUE
51	IN	NC_SPMI_WLBT_DAT_1V8	==	NC_SPMI_WLBT_DAT_1V8	NO TEST MAKE_BASE=TRUE
		NC_BT_R1_WAKE	==	NC_BT_R1_WAKE	NO TEST MAKE_BASE=TRUE
52	IN	NC_BT_R1_TIME_SYNC	==	NC_BT_R1_TIME_SYNC	NO TEST MAKE_BASE=TRUE

## USB ALIASES

44	NC_USB_LS1P	==	NC_USB_LS1P	MAKE_BASE=TRUE	NO_TEST
44	NC_USB_LS1N	==	NC_USB_LS1N	MAKE_BASE=TRUE	NO_TEST
44	NC_EUSB_LS1P	==	NC_EUSB_LS1P	MAKE_BASE=TRUE	NO_TEST
44	NC_EUSB_LS1N	==	NC_EUSB_LS1N	MAKE_BASE=TRUE	NO_TEST

## POWER ALIASES

26	IN	TP_PM_P3V8AON_FAULT_L	==	TP_PM_P3V8AON_FAULT_L	MAKE_BASE=TRUE	67
----	----	-----------------------	----	-----------------------	----------------	----

## AUDIO ALIASES

62	IN	TDM_1V8_SPKRAMP_L_BCLK	MAKE_BASE=TRUE	==	TDM_1V8_SPKRAMP_L_BCLK	OUT	64
				==	TDM_1V8_SPKRAMP_L_BCLK	OUT	64
				==	TDM_1V8_SPKRAMP_L_BCLK	OUT	64
62	IN	TDM_1V8_SPKRAMP_L_FSYNC	MAKE_BASE=TRUE	==	TDM_1V8_SPKRAMP_L_FSYNC	OUT	64
				==	TDM_1V8_SPKRAMP_L_FSYNC	OUT	64
				==	TDM_1V8_SPKRAMP_L_FSYNC	OUT	64
62	IN	TDM_1V8_SPKRAMP_L_R2D	MAKE_BASE=TRUE	==	TDM_1V8_SPKRAMP_L_R2D	OUT	64
				==	TDM_1V8_SPKRAMP_L_R2D	OUT	64
				==	TDM_1V8_SPKRAMP_L_R2D	OUT	64
7	IN	TDM_SPKRAMP_L_BCLK_R		==	TDM_SPKRAMP_L_BCLK_R	OUT	62
7	IN	TDM_SPKRAMP_L_FSYNC_R	MAKE_BASE=TRUE	==	TDM_SPKRAMP_L_FSYNC_R	OUT	62
7	IN	TDM_SPKRAMP_L_R2D_R	MAKE_BASE=TRUE	==	TDM_SPKRAMP_L_R2D_R	OUT	62
			MAKE_BASE=TRUE	==			
		NC_TDM_SPKRAMP_R_BCLK_R		==	NC_TDM_SPKRAMP_R_BCLK_R	OUT	62
		NC_TDM_SPKRAMP_R_FSYNC_R	MAKE_BASE=TRUE	==	NC_TDM_SPKRAMP_R_FSYNC_R	OUT	62
		NC_TDM_SPKRAMP_R_R2D_R	MAKE_BASE=TRUE	==	NC_TDM_SPKRAMP_R_R2D_R	OUT	62
			MAKE_BASE=TRUE	==			
62	IN	NC_TDM_1V8_SPKRAMP_R_BCLK		==	NC_TDM_1V8_SPKRAMP_R_BCLK	OUT	64
				==		MAKE_BASE=TRUE	
62	IN	NC_TDM_1V8_SPKRAMP_R_FSYNC		==	NC_TDM_1V8_SPKRAMP_R_FSYNC	OUT	64
				==		MAKE_BASE=TRUE	
62	IN	NC_TDM_1V8_SPKRAMP_R_R2D		==	NC_TDM_1V8_SPKRAMP_R_R2D	OUT	64
				==		MAKE_BASE=TRUE	

## SHARED POWER ALIASES


J456	PP1V2_AWAKE_IO	PP1V25_S2	PP3V3_S2_REG_SNS	PP1V8_S2	PP3V3_S2_REG_SNS	PP3V3_S2_UPC	PP3V8_AON_VDDMAIN	PPBUS_AON
------	----------------	-----------	------------------	----------	------------------	--------------	-------------------	-----------

J457	PP3V3_S2_UPC	PP1V8_S2	PP5V1_S2_USBC	PP5V1_S2_USBC	PP5V1_S2_USBC	PPBUS_AON	PPBUS_AON	PP1V25_S2	PP3V8_AON_VDDMAIN	PP3V8_AON_VDDMAIN	PP3V3_S2_REG_SNS	PPBUS_AON	PPBUS_AON_R_SPKRAMP	PPBUS_AON_R_SPKRAMP
------	--------------	----------	---------------	---------------	---------------	-----------	-----------	-----------	-------------------	-------------------	------------------	-----------	---------------------	---------------------

## VITAMIN C ALIASES

69	IN	UNUSED_USBC0_3V3_LDO_EN_VITC	==	UNUSED_USBC0_3V3_LDO_EN_VITC	MAKE_BASE=TRUE
69	IN	UNUSED_USBC0_3V3_LDO_EN	==	UNUSED_USBC0_3V3_LDO_EN	MAKE_BASE=TRUE

The retimer must be locally powered on J456 for vitamin c to operate see RF902



Signal Alias - 1		
Apple Inc.	DRAWING NUMBER	051-05371
	REVISION	6.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	405 OF 700
	SHEET	72 OF 77



## TGA UNUSED SIGNALS

6286	NC SPI 1V8 TOUCHID MISO	==	NC SPI 1V8 TOUCHID MISO	NO_TEST=1	MAKE_BASE=TRUE
6286	NC SPI 1V8 TOUCHID MOSI R	==	NC SPI 1V8 TOUCHID MOSI R	NO_TEST=1	MAKE_BASE=TRUE
6286	NC SPI 1V8 TOUCHID CLK R	==	NC SPI 1V8 TOUCHID CLK R	NO_TEST=1	MAKE_BASE=TRUE
6286	NC TOUCHID INT	==	NC TOUCHID INT	NO_TEST=1	MAKE_BASE=TRUE
6290	NC SPI IPD MISO	==	NC SPI IPD MISO	NO_TEST=1	MAKE_BASE=TRUE
6290	NC SPI IPD MOSI R	==	NC SPI IPD MOSI R	NO_TEST	MAKE_BASE=TRUE
6290	NC SPI IPD CLK R	==	NC SPI IPD CLK R	NO_TEST	MAKE_BASE=TRUE
6290	NC SPI IPD CS L	==	NC SPI IPD CS L	NO_TEST	MAKE_BASE=TRUE
6290	NC IPD SPI EN	==	NC IPD SPI EN	NO_TEST	MAKE_BASE=TRUE
6290	NC AOP GYRO CLK	==	NC AOP GYRO CLK	NO_TEST=1	MAKE_BASE=TRUE
6310	NC AOP GYRO MISO	==	NC AOP GYRO MISO	NO_TEST=1	MAKE_BASE=TRUE
6310	NC AOP GYRO MOSI	==	NC AOP GYRO MOSI	NO_TEST=1	MAKE_BASE=TRUE
6310	NC SPI GYRO CS L	==	NC SPI GYRO CS L	NO_TEST=1	MAKE_BASE=TRUE
6290	NC GYRO INT	==	NC GYRO INT	NO_TEST=1	MAKE_BASE=TRUE
6290	NC GYRO MOTION INT	==	NC GYRO MOTION INT	NO_TEST=1	MAKE_BASE=TRUE
6290	NC KBD BKLT PWM	==	NC KBD BKLT PWM	NO_TEST=1	MAKE_BASE=TRUE
6290	NC DFR TOUCH INT L	==	NC DFR TOUCH INT L	NO_TEST=1	MAKE_BASE=TRUE
6290	NC DFR TOUCH CLK32K RESET L	==	NC DFR TOUCH CLK32K RESET L	NO_TEST=1	MAKE_BASE=TRUE
6290	NC DFR PWR EN	==	NC DFR PWR EN	NO_TEST=1	MAKE_BASE=TRUE
6290	NC DFR DISP TE	==	NC DFR DISP TE	NO_TEST=1	MAKE_BASE=TRUE
6290	NC MIPI DFR DATAP	==	NC MIPI DFR DATAP	NO_TEST=1	MAKE_BASE=TRUE
6290	NC MIPI DFR DATAN	==	NC MIPI DFR DATAN	NO_TEST=1	MAKE_BASE=TRUE
6290	NC MIPI DFR CLKP	==	NC MIPI DFR CLKP	NO_TEST=1	MAKE_BASE=TRUE
6290	NC MIPI DFR CLKN	==	NC MIPI DFR CLKN	NO_TEST=1	MAKE_BASE=TRUE
6290	NC DFR 1V8 TOUCH RESET L	==	NC DFR 1V8 TOUCH RESET L	NO_TEST=1	MAKE_BASE=TRUE
6290	NC DFR 1V8 DISP RESET L	==	NC DFR 1V8 DISP RESET L	NO_TEST=1	MAKE_BASE=TRUE
6290	NC DFR 1V8 DISP INT	==	NC DFR 1V8 DISP INT	NO_TEST=1	MAKE_BASE=TRUE
6290	NC SPI DFR CS L	==	NC SPI DFR CS L	NO_TEST=1	MAKE_BASE=TRUE
6290	NC SPI DP2HDMI HOLD L	==	NC SPI DP2HDMI HOLD L	NO_TEST=1	MAKE_BASE=TRUE
6290	NC HDMI HPD AOP	==	NC HDMI HPD AOP	NO_TEST=1	MAKE_BASE=TRUE
6290	NC HDMI CEC AOP TX	==	NC HDMI CEC AOP TX	NO_TEST=1	MAKE_BASE=TRUE
6290	NC HDMI CEC AOP RX	==	NC HDMI CEC AOP RX	NO_TEST=1	MAKE_BASE=TRUE
6290	NC ENET SYNC 1588	==	NC ENET SYNC 1588	NO_TEST=1	MAKE_BASE=TRUE
6290	NC ACDC ID	==	NC ACDC ID	NO_TEST	MAKE_BASE=TRUE
6290	NC ACDC BURST EN L	==	NC ACDC BURST EN L	NO_TEST	MAKE_BASE=TRUE
6290	NC SMC FAN PWM	==	NC SMC FAN PWM	NO_TEST	MAKE_BASE=TRUE
6290	NC SMC FAN TACH	==	NC SMC FAN TACH	NO_TEST=1	MAKE_BASE=TRUE
6290	NC SPKR ID0	==	NC SPKR ID0	NO_TEST=1	MAKE_BASE=TRUE
6290	NC SPKR ID1	==	NC SPKR ID1	NO_TEST=1	MAKE_BASE=TRUE
6290	NC I2C CODEC SCL	==	NC I2C CODEC SCL	NO_TEST=1	MAKE_BASE=TRUE
6290	NC I2C CODEC SDA	==	NC I2C CODEC SDA	NO_TEST=1	MAKE_BASE=TRUE
6290	NC TDM SPKRAMP L D2R	==	NC TDM SPKRAMP L D2R	NO_TEST=1	MAKE_BASE=TRUE
6290	NC TDM SPKRAMP R D2R	==	NC TDM SPKRAMP R D2R	NO_TEST=1	MAKE_BASE=TRUE
6290	NC SPKRAMP RESET L	==	NC SPKRAMP RESET L	NO_TEST=1	MAKE_BASE=TRUE
6290	NC SPKRAMP INT L	==	NC SPKRAMP INT L	NO_TEST=1	MAKE_BASE=TRUE
6290	NC LPDP TX4P	==	NC LPDP TX4P	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDP TX4N	==	NC LPDP TX4N	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDP TX5P	==	NC LPDP TX5P	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDP TX5N	==	NC LPDP TX5N	MAKE_BASE=TRUE	NO_TEST
6290	NC MIPI0C CLKP	==	NC MIPI0C CLKP	MAKE_BASE=TRUE	NO_TEST
6290	NC MIPI0C CLKN	==	NC MIPI0C CLKN	MAKE_BASE=TRUE	NO_TEST
6290	NC MIPI0C DATAP<0..1>	==	NC MIPI0C DATAP<0..1>	MAKE_BASE=TRUE	NO_TEST
6290	NC MIPI0C DATAN<0..1>	==	NC MIPI0C DATAN<0..1>	MAKE_BASE=TRUE	NO_TEST
6290	NC ISP GPIO1	==	NC ISP GPIO1	MAKE_BASE=TRUE	NO_TEST
6290	NC ISP GPIO2	==	NC ISP GPIO2	MAKE_BASE=TRUE	NO_TEST
6290	NC ISP GPIO3	==	NC ISP GPIO3	MAKE_BASE=TRUE	NO_TEST
6290	NC ISP SPMI0_CLK	==	NC ISP SPMI0_CLK	MAKE_BASE=TRUE	NO_TEST
6290	NC ISP SPMI0_DATA	==	NC ISP SPMI0_DATA	MAKE_BASE=TRUE	NO_TEST
6290	NC ISP SPMI1_CLK	==	NC ISP SPMI1_CLK	MAKE_BASE=TRUE	NO_TEST
6290	NC ISP SPMI1_DATA	==	NC ISP SPMI1_DATA	MAKE_BASE=TRUE	NO_TEST
6290	NC SPMI2_CLK	==	NC SPMI2_CLK	MAKE_BASE=TRUE	NO_TEST
6290	NC SPMI2_DATA	==	NC SPMI2_DATA	MAKE_BASE=TRUE	NO_TEST
6290	NC SENSOR0_CLK	==	NC SENSOR0_CLK	MAKE_BASE=TRUE	NO_TEST
6290	NC SENSOR1_CLK	==	NC SENSOR1_CLK	MAKE_BASE=TRUE	NO_TEST
6290	NC SENSOR2_CLK	==	NC SENSOR2_CLK	MAKE_BASE=TRUE	NO_TEST
6290	NC SENSOR3_CLK	==	NC SENSOR3_CLK	MAKE_BASE=TRUE	NO_TEST
6290	NC SOC SPI2_SSIN	==	NC SOC SPI2_SSIN	MAKE_BASE=TRUE	NO_TEST
6290	NC NAND0_PCIE RESET1 L	==	NC NAND0_PCIE RESET1 L	MAKE_BASE=TRUE	NO_TEST
6290	NC SSPI0_MOSI	==	NC SSPI0_MOSI	MAKE_BASE=TRUE	NO_TEST
6290	NC PDM_CLK1	==	NC PDM_CLK1	MAKE_BASE=TRUE	NO_TEST
6290	NC PDM_CLK2	==	NC PDM_CLK2	MAKE_BASE=TRUE	NO_TEST
6290	NC PDM_CLK5	==	NC PDM_CLK5	MAKE_BASE=TRUE	NO_TEST
6290	NC PDM_CLK6	==	NC PDM_CLK6	MAKE_BASE=TRUE	NO_TEST
6290	NC PDM_DATA1	==	NC PDM_DATA1	MAKE_BASE=TRUE	NO_TEST
6290	NC PDM_DATA2	==	NC PDM_DATA2	MAKE_BASE=TRUE	NO_TEST
6290	NC AOP_SPMI0_SCLK	==	NC AOP_SPMI0_SCLK	MAKE_BASE=TRUE	NO_TEST
6290	NC AOP_SPMI0_SDAT	==	NC AOP_SPMI0_SDAT	MAKE_BASE=TRUE	NO_TEST
6290	NC_CHGR_INT_L_LOM_PMU_RESET_EN	==	NC_CHGR_INT_L_LOM_PMU_RESET_EN	MAKE_BASE=TRUE	

6290	NC LPDPRX_AUX0	==	NC LPDPRX_AUX0	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_AUX1	==	NC LPDPRX_AUX1	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_AUX2	==	NC LPDPRX_AUX2	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_AUX3	==	NC LPDPRX_AUX3	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_AUX4	==	NC LPDPRX_AUX4	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_AUX5	==	NC LPDPRX_AUX5	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_AUX6	==	NC LPDPRX_AUX6	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_AUX7	==	NC LPDPRX_AUX7	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_AUX8	==	NC LPDPRX_AUX8	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_AUX9	==	NC LPDPRX_AUX9	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_AUX10	==	NC LPDPRX_AUX10	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_AUX11	==	NC LPDPRX_AUX11	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_RXP<0..11>	==	NC LPDPRX_RXP<0..11>	MAKE_BASE=TRUE	NO_TEST
6290	NC LPDPRX_RXN<0..11>	==	NC LPDPRX_RXN<0..11>	MAKE_BASE=TRUE	NO_TEST
6290	NC_DISP_TOUCH_BSYNC0	==	NC_DISP_TOUCH_BSYNC0	MAKE_BASE=TRUE	NO_TEST
6290	NC_DISP_TOUCH_BSYNC1	==	NC_DISP_TOUCH_BSYNC1	MAKE_BASE=TRUE	NO_TEST
6290	NC_DISP_TOUCH_EB	==	NC_DISP_TOUCH_EB	MAKE_BASE=TRUE	NO_TEST
6290	NC_DISP_SPMI_CLK	==	NC_DISP_SPMI_CLK	MAKE_BASE=TRUE	NO_TEST
6290	NC_DISP_SPMI_DATA	==	NC_DISP_SPMI_DATA	MAKE_BASE=TRUE	NO_TEST
6290	NC_DISP_FSYNC	==	NC_DISP_FSYNC	MAKE_BASE=TRUE	NO_TEST
6290	NC_DISPLAY_POL	==	NC_DISPLAY_POL	MAKE_BASE=TRUE	NO_TEST
6290	NC_I2S3_BCLK	==	NC_I2S3_BCLK	MAKE_BASE=TRUE	NO_TEST
6290	NC_I2S3_D2R	==	NC_I2S3_D2R	MAKE_BASE=TRUE	NO_TEST
6290	NC_I2S3_R2D	==	NC_I2S3_R2D	MAKE_BASE=TRUE	NO_TEST
6290	NC_I2S3_LRCLK	==	NC_I2S3_LRCLK	MAKE_BASE=TRUE	NO_TEST
6290	NC_I2S3_MCLK	==	NC_I2S3_MCLK	MAKE_BASE=TRUE	NO_TEST
6290	NC_SOC_I2S0_MCK	==	NC_SOC_I2S0_MCK	MAKE_BASE=TRUE	NO_TEST
6290	NC_SOC_I2S1_MCK	==	NC_SOC_I2S1_MCK	MAKE_BASE=TRUE	NO_TEST
6290	NC_SOC_I2S2_MCK	==	NC_SOC_I2S2_MCK	MAKE_BASE=TRUE	NO_TEST
6290	NC_FPWM2	==	NC_FPWM2	MAKE_BASE=TRUE	NO_TEST
6290	NC_UART3_D2R_CTS_L	==	NC_UART3_D2R_CTS_L	MAKE_BASE=TRUE	NO_TEST
6290	NC_UART3_R2D_RTS_L	==	NC_UART3_R2D_RTS_L	MAKE_BASE=TRUE	NO_TEST
6290	NC_UART3_D2R	==	NC_UART3_D2R	MAKE_BASE=TRUE	NO_TEST
6290	NC_UART3_R2D	==	NC_UART3_R2D	MAKE_BASE=TRUE	NO_TEST
6290	NC_UART4_D2R_CTS_L	==	NC_UART4_D2R_CTS_L	MAKE_BASE=TRUE	NO_TEST
6290	NC_UART4_R2D_RTS_L	==	NC_UART4_R2D_RTS_L	MAKE_BASE=TRUE	NO_TEST
6290	NC_UART4_D2R	==	NC_UART4_D2R	MAKE_BASE=TRUE	NO_TEST
6290	NC_UART4_R2D	==	NC_UART4_R2D	MAKE_BASE=TRUE	NO_TEST


6290	NC_GPU_CFG_L	==	NC_GPU_CFG_L	MAKE_BASE=TRUE	NO_TEST
------	--------------	----	--------------	----------------	---------

SYMC\_MASTER=aacon

SYMC\_DATE=02/28/2020

PAGE TITLE

Signal Alias - 2

 Apple Inc.

DRAWING NUMBER

051-05371

SIZE

D

REVISION

6.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

BRANCH

PAGE

406 OF 700

SHEET

73 OF 77

POWER RULES		
PHYSICAL RULE NAME RULES PREFIXED: A_PWR	LOAD CURRENT (mA)	CURRENT DENSITY(A/mm^2)
DISP_VIN	5000	90
BKLT_VIN	3500	90
BKLT_LED	100	20
BKLT_BOOST	1000	50

Physical Set Default is 45 Ohm with necking

Constraint Net Assignments for Display

CONSTRAINT SET		COMMA SEPARATED NET NAMES (WILDCARD SUPPORT EX: DDR* )	
P	A_PWR_DISP_VIN	PPBUS_AON_DISP	
P	A_PWR_BKLT_VIN	PPVIN_BKLT*	
P	A_PWR_BKLT_LED	LED_RETURN*,VLED*	

Class Definitions and Net Assignments

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLASS DEFINITION Y/N
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
I2C	P	A_45_OHM_SE	*SMB*SCL*,*SMB*SDA*,*I2C*SCL*,*I2C*SDA*,*I2C*INT*	Y
I2C	P	A_45_OHM_SE	INT*I2C*,!I2C*SPI*,!INC*,!TP_*	Y
SPI	P	A_45_OHM_SE	*SPI*CLK*,*SPI*CS*,*SPI*MOSI*,*SPI*MISO*,!INC*,!TP_*	Y
SPMI	P	A_45_OHM_SE	*SPMI*,!INC*,!TP_*	Y
SWD	P	A_45_OHM_SE	SWD_NAND*,SWD_NUB*,SWD_SOC*,SWD_UFC*	Y
JTAG	P	A_45_OHM_SE	*JTAG*TC*,*JTAG*TMS*,*JTAG*TDI*,*JTAG*TDO*,*JTAG*SEL	Y
CLK24M	P	A_45_OHM_SE	SOC_XTAL24M*,NAND0_CLK24M*,SOC_24M*	Y
CLK32K	P	A_45_OHM_SE	*CLK32K*,!INC_*	Y
TDM_SPKRAMP	P	A_45_OHM_SE	TDM_*SPKRAMP_*,!INC_*,!TP_*	Y
TDM_CODEC	P	A_45_OHM_SE	TDM_CODEC*	Y
UART	P	A_45_OHM_SE	UART*	Y
CIO_ATC	P	A_45_OHM_SE	CIO_ATC*_LS*X*	Y
RESETS	P	A_45_OHM_SE	*RESET*,*RST*,*PERST*,!INC_*,!TP_*	Y
SOC_CTRL	P	A_45_OHM_SE	SOC_WDOG,SOC_SOCHOT_L,SOC*DFU*,SOC*DOCK*	Y
FAULT	P	A_45_OHM_SE	*_FAULT_*	Y
PDM_DMIC	P	A_45_OHM_SE	PDM_DMIC*,DMIC_*,!TP_*,!INC_*	Y
BOARD_INFO	P	A_45_OHM_SE	BOARD_ID*,BOARD_REV*	Y
TIME_SYNC	P	A_45_OHM_SE	*TIME_SYNC*,!INC_*	Y
USBC_ATC	P	A_85_OHM_DIFF	DP:DP_USBC_ATC*R2D*,DP:DP_USBC_ATC*D2R*	Y
USBC_AUX	P	A_85_OHM_DIFF	DP:DP_USBC_ATC*AUX*	Y
PCIE	P	A_85_OHM_DIFF	DP:DP_PCIE*R2D*,DP:DP_PCIE*D2R*	Y
DISPLAYPORT	P	A_85_OHM_DIFF	DP:DP_DP_INTPNL*	Y
MIPI_CSI	P	A_85_OHM_DIFF	DP:DP_MIPI*	Y
RCAL_PCIE	P	M_WIDTH_P1MM	SOC_*_PCIE_RCAL*,*RESREF*	Y
RCAL_CIO	P	M_WIDTH_P1MM	SOC_ATCPHY*_RCAL*	Y
RCAL_MIPI	P	M_WIDTH_P1MM	*MIPI*REXT	Y
DDR	P	A_45_OHM_SE	DDR*ZQ*,DDR*RR*	Y
CLK100M	P	A_85_OHM_DIFF	DP:DP_*CLK100M*	Y
SENSE	P	M_SNS_DIFF	DP:DP_*ISNS*,DP:DP_BKLT_PH*_SNS*	Y
POWER	P	M_PWR_P3MM	PP*,*SNUB*,LED_RET*,VLED*,BUCK*_LX*,VSS_*	Y
GROUND	P	M_PWR_P3MM	GND*,CODEC*_GND*,*_AGND*,*_SGND,LED_BTN_GND	Y
POWER_GATE	P	M_PWR_P3MM	BKLT_PH*_GATE*	Y
BACKLIGHT	P	A_PWR_BKLT_BOOST	BKLT_BOOST*,BKLT_PH*_SW	Y
BUCK	P	M_VR_FB	BUCK*_FB*	Y
CLKREQ	P	A_45_OHM_SE	*CLKREQ*	Y
NAND_MISC	P	A_45_OHM_SE	NAND*B*,NAND*SWD*,NAND*WP*	Y
NAND_Z	P	M_WIDTH_P1MM	NAND*ZQ*	Y
PMU_CTRL	P	A_45_OHM_SE	PMU_SYS*,PMU_ACTE*,PMU_SH*,PMU*CRA*,PMU_ON*,UPC_FORCE*	Y
WAKE	P	A_45_OHM_SE	*_WAKE*,!TP_*,!INC_*	Y
USB2	P	A_85_OHM_DIFF	DP:DP_EUSB_ATC*,DP:DP_*USB*DBG*,DP:DP_USB2_ATC*	Y
ENET	P	M_96IN_100OUT_OHM_DIFF	DP:DP_ENETCONN_MDI*	Y
SPKRAMP_OUT	P	M_SPKRAMP_OUT_DIFF	DP:DP_SPKRAMP*OUT*	Y
ANTENNA	P	A_50_OHM_RF_SE	RF_ANT_0,RF_ANT_1,RF_BT_DED*	Y
AUDIO_P3MM	P	M_AUD_P3MM	AUD*OUT,AUDIO_JACK*GND,AUD*SLEEVE,AUD*RING2	Y
AUDIO_P2MM	P	M_AUD_P2MM	AUD*SENSE,AUD*_XW,!*TIP*,!*RING_*	Y
AUDIO_P1MM	P	M_AUD_P1MM	AUD*SNS,AUD*MIC,AUD*TIP*,AUD*RING_*,SPKRAMP_*_5V	Y
POWER_ENABLES	P	A_45_OHM_SE	*PWR_EN*,!INC_*,!USB3_*,!SE_*	Y

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLASS DEFINITION Y/N
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
E_DISPLAYPORT	E	LPDP	DP:DP_DP_INTPNL_ML*	Y
E_MIPI_CSI	E	MIPI	DP:DP_MIPI_FTCAM*	Y
E_BACKLIGHT	E	BACKLIGHT	LED_RETURN*,VLED*	Y

SI ANALYSYS	REQUIRED
CALIBRE_SI (YES/NO)	YES
POWERDC (YES/NO)	YES
POWERSI (YES/NO)	NO
XTALK (YES/NO)	YES

DIELECTRIC BASED SPACING RULES	
RULE DEFINITION	LIST OF VALUES
A_DIELECTRIC_(N)X <small>Calculates dielectric distance from (N)*thickness minimum distance is zero</small>	EXAMPLE: 1.5X,7X,10X,15X 2-10
A_DIELECTRIC_(N)XD_XY_XVL_X <small>Calculates dielectric distance for signal trace and filling. Vertical distance is used when "L" defined</small>	EXAMPLE: 1.5X,7X,10X,15X <b>PLEASE USE HYBRID TABLE</b>
A_DIELECTRIC_(N)XLM_(N)XOUT <small>Calculates dielectric distance from (N)*LxLx minimum distance is zero</small>	EXAMPLE: 1.5X,7X,10X 4_6_5_7

HYBRID IMPEDANCE RULE			
TRACE LAYER	REFERENCE LAYER(S)	REQUIRED IMPEDANCE	TRACE WIDTH (OPTIONAL)
RF SPACING VALUES= 2			
RULE NAME= 50_OHM_RF		ZONE NAME= PRIMARY	
ISL4	ISL2,ISL6	50	0.145
ISL9	ISL7,ISL11	50	0.145
BOTTOM	ISL10	50	0.256

CAPPED RULE	LAYER	VALUE (MM)	RULE NAME(S)	HYBRID RULE NAME	ZONE
EXAMPLE: (NCALL,SMD_TO_SMD,MVIA2ALL,SHAPE2ALL)	EXAMPLE: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100		EXAMPLE: 2D,2V,3DL*5DL,3VL	EXAMPLE: 50_THIN	
SMD2ALL	BOT	0.20	2	50_OHM_RF	PRIMARY
MVIA2SHAPE	ALL	=0.25	2	50_OHM_RF	PRIMARY
BBVIA2SHAPE	ALL	=0.25	2	50_OHM_RF	PRIMARY

Per WiFi team, override A\_dielectric\_2X\_50\_Ohm\_Rf\_Se spacing with:  
MicroVia to Shape = 0.25 all layers  
Burried Via to Shape = 0.25 all layers


Class Definitions and Net Assignments

CLASS DEFINITIONS		COMMA SEPARATED WITH WILDCARD SUPPORT: NET NAMES EX: DDR*		CLASS DEFINITION Y/N
CLASS NAME	...	CONSTRAINT SET	DP NAMES EX: DP:DP_AA*,DP_BB* (LINE STARTS WITH FLAG DP:)	Y/N
I2C	S	A_DIELECTRIC_2X	=	Y
SPI	S	A_DIELECTRIC_2X	=	Y
SPMI	S	A_DIELECTRIC_3X	=	Y
SWD	S	A_DIELECTRIC_2X	=	Y
JTAG	S	A_DIELECTRIC_2X	=	Y
CLK24M	S	A_DIELECTRIC_8X	=	Y
CLK32K	S	A_DIELECTRIC_8X	=	Y
TDM_SPKRAMP	S	A_DIELECTRIC_4X	=	Y
TDM_CODEC	S	A_DIELECTRIC_4X	=	Y
UART	S	A_DIELECTRIC_2X	=	Y
CIO_ATC	S	A_DIELECTRIC_3X	=	Y
RESETS	S	A_DIELECTRIC_5X	=	Y
SOC_CTRL	S	A_DIELECTRIC_4X	=	Y
FAULT	S	A_DIELECTRIC_5X	=	Y
PDM_DMIC	S	A_DIELECTRIC_4X	=	Y
BOARD_INFO	S	A_DIELECTRIC_2X	=	Y
TIME_SYNC	S	A_DIELECTRIC_3X	=	Y
USBC_ATC	S	A_DIELECTRIC_5XIN_7XOUT	=	Y
USBC_AUX	S	A_DIELECTRIC_5XIN_7XOUT	=	Y
PCIE	S	A_DIELECTRIC_4XIN_6XOUT	=	Y
DISPLAYPORT	S	A_DIELECTRIC_4XIN_6XOUT	=	Y
MIPI_CSI	S	A_DIELECTRIC_5XIN_7XOUT	=	Y
RCAL_PCIE	S	A_DIELECTRIC_2X	=	Y
RCAL_CIO	S	A_DIELECTRIC_2X	=	Y
RCAL_MIPI	S	A_DIELECTRIC_2X	=	Y
DDR	S	A_DIELECTRIC_2X	=	Y
CLK100M	S	A_DIELECTRIC_4XIN_6XOUT	=	Y
SENSE	S	A_DIELECTRIC_2X	=	Y
POWER	S	M_PWR_P1MM	=	Y
GROUND	S	M_PWR_P1MM	=	Y
POWER_GATE	S	A_DIELECTRIC_3X	=	Y
BACKLIGHT	S	A_DIELECTRIC_5X	=	Y
BUCK	S	DEFAULT	=	Y
CLKREQ	S	A_DIELECTRIC_3X	=	Y
NAND_MISC	S	A_DIELECTRIC_2X	=	Y
NAND_Z	S	A_DIELECTRIC_2X	=	Y
PMU_CTRL	S	A_DIELECTRIC_3X	=	Y
WAKE	S	A_DIELECTRIC_2X	=	Y
USB2	S	A_DIELECTRIC_2X	=	Y
ENET	S	A_DIELECTRIC_2X	=	Y
SPKRAMP_OUT	S	A_DIELECTRIC_2X	=	Y
ANTENNA	S	A_DIELECTRIC_2X_50_OHM_RF_SE	=	Y
AUDIO_P3MM	S	A_DIELECTRIC_2X	=	Y
AUDIO_P2MM	S	A_DIELECTRIC_2X	=	Y
AUDIO_P1MM	S	A_DIELECTRIC_2X	=	Y
POWER_ENABLES	S	A_DIELECTRIC_2X	=	Y

SOURCE: aaron SYNC\_DATE=08/07/2019

PAGE TITLE

Constraints Physical and Spacing

 Apple Inc.	DRAWING NUMBER	051-05371	SIZE	D
	REVISION	6.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		PAGE	500 OF 700
			SHEET	74 OF 77



SPACING CONSTRAINT SET ASSIGNMENT, CLASS-CLASS

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
I2C	GROUND	DEFAULT
SPI	GROUND	DEFAULT
SPMI	GROUND	DEFAULT
SWD	GROUND	DEFAULT
JTAG	GROUND	DEFAULT
CLK24M	GROUND	DEFAULT
CLK32K	GROUND	DEFAULT
TDM_SPKRAMP	GROUND	DEFAULT
TDM_CODEC	GROUND	DEFAULT
UART	GROUND	DEFAULT
RESETS	GROUND	DEFAULT
SOC_CTRL	GROUND	DEFAULT
FAULT	GROUND	DEFAULT
PDM_DMIC	GROUND	DEFAULT
BOARD_INFO	GROUND	DEFAULT
TIME_SYNC	GROUND	DEFAULT
USBC_ATC	GROUND	M_DEFAULT_WITH_7X_LINE2SHAPE
USBC_AUX	GROUND	M_DEFAULT_WITH_7X_LINE2SHAPE
PCIE	GROUND	M_DEFAULT_WITH_7X_LINE2SHAPE
DISPLAYPORT	GROUND	M_DEFAULT_WITH_7X_LINE2SHAPE
MIPI_CSI	GROUND	M_DEFAULT_WITH_7X_LINE2SHAPE
RCAL_PCIE	GROUND	DEFAULT
RCAL_CIO	GROUND	DEFAULT
RCAL_MIPI	GROUND	DEFAULT
CLK100M	GROUND	M_DEFAULT_WITH_7X_LINE2SHAPE
SENSE	GROUND	DEFAULT
POWER	GROUND	DEFAULT
CLKREQ	GROUND	DEFAULT
NAND_MISC	GROUND	DEFAULT
PMU_CTRL	GROUND	DEFAULT
WAKE	GROUND	DEFAULT
USB2	GROUND	M_DEFAULT_WITH_7X_LINE2SHAPE
ENET	GROUND	DEFAULT
SPKRAMP_OUT	GROUND	DEFAULT
AUDIO_P3MM	GROUND	DEFAULT
AUDIO_P2MM	GROUND	DEFAULT
AUDIO_P1MM	GROUND	DEFAULT
POWER_ENABLES	GROUND	DEFAULT

SPACING CONSTRAINT SET ASSIGNMENT, CLASS-CLASS

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
I2C	POWER	DEFAULT
SPI	POWER	DEFAULT
SPMI	POWER	DEFAULT
SWD	POWER	DEFAULT
JTAG	POWER	DEFAULT
CLK24M	POWER	DEFAULT
CLK32K	POWER	DEFAULT
TDM_SPKRAMP	POWER	DEFAULT
TDM_CODEC	POWER	DEFAULT
UART	POWER	DEFAULT
RESETS	POWER	DEFAULT
SOC_CTRL	POWER	DEFAULT
FAULT	POWER	DEFAULT
PDM_DMIC	POWER	DEFAULT
BOARD_INFO	POWER	DEFAULT
TIME_SYNC	POWER	DEFAULT
USBC_ATC	POWER	M_DEFAULT_WITH_7X_LINE2SHAPE
USBC_AUX	POWER	M_DEFAULT_WITH_7X_LINE2SHAPE
PCIE	POWER	M_DEFAULT_WITH_7X_LINE2SHAPE
DISPLAYPORT	POWER	M_DEFAULT_WITH_7X_LINE2SHAPE
MIPI_CSI	POWER	M_DEFAULT_WITH_7X_LINE2SHAPE
RCAL_PCIE	POWER	DEFAULT
RCAL_CIO	POWER	DEFAULT
RCAL_MIPI	POWER	DEFAULT
CLK100M	POWER	M_DEFAULT_WITH_7X_LINE2SHAPE
SENSE	POWER	DEFAULT
POWER	POWER	DEFAULT
CLKREQ	POWER	DEFAULT
NAND_MISC	POWER	DEFAULT
PMU_CTRL	POWER	DEFAULT
WAKE	POWER	DEFAULT
USB2	POWER	M_DEFAULT_WITH_7X_LINE2SHAPE
ENET	POWER	DEFAULT
SPKRAMP_OUT	POWER	DEFAULT
AUDIO_P3MM	POWER	DEFAULT
AUDIO_P2MM	POWER	DEFAULT
AUDIO_P1MM	POWER	DEFAULT
POWER_ENABLES	POWER	DEFAULT

SPACING CONSTRAINT SET ASSIGNMENT, CLASS-CLASS

CLASS TO CLASS SPACING		
CLASS NAME	CLASS NAME	CONSTRAINT SET
DISPLAYPORT	DISPLAYPORT	A_DIELECTRIC_3X
MIPI_CSI	MIPI_CSI	A_DIELECTRIC_2X





PACK OPTIONS FOR PRODUCT CONFIGURATION

PACK_OPTIONS TO INCLUDE IN NETLIST
J456

CHECKPLUS WAIVERS FOR PRODUCT CONFIGURATION

65	SPKRAMP_E_OUT_P	CKPLUS_WAIVE= SINGLE_COMP_NET
65	SPKRAMP_E_OUT_N	CKPLUS_WAIVE= SINGLE_COMP_NET

PACK OPTIONS FOR REFERENCE DESIGN CONFIGURATION

PACK_OPTIONS TO INCLUDE IN NETLIST
ENET
USBHC
FTCAM
NO_DFR

REF\_SOC\_H13G

NA

REF\_SE\_CERES

PACK_OPTIONS TO INCLUDE IN NETLIST
DESKTOP

REF\_PMU\_SERA\_SIMETRA

PACK_OPTIONS TO INCLUDE IN NETLIST
3V3_S2_PBUS-25V_D2

REF\_VR\_3V3\_TPS62135

PACK_OPTIONS TO INCLUDE IN NETLIST
USBC_DEBUG_UPC0, USBC_SPT_UPC0

REF\_USBC\_ACE2

NA

REF\_1GBE

PACK_OPTIONS TO INCLUDE IN NETLIST
3X_ANTENNA
T664_IPEX
WLBT_DBG_CONN

REF\_WIRELESS\_RASPUTIN

NA

REF\_STORAGE\_S5E

REF\_SECDIS\_SAK  
Removed 5/21/2020

NA

REF\_CODEC\_CLIFDEN

PACK_OPTIONS TO INCLUDE IN NETLIST
SPKRAMP_A
SPKRAMP_B

REF\_SPKRAMP\_SSM3515

J456 DRI

AARON

AARON

WILL

VINCENT

SAURABH

TONY

SAURABH

PETER

WILL

WILL

ROSSANA


MICHAEL

MICHAEL

DAVID/Ilia

DAVID/Ilia

SOURCE PROJECT	SUB-DESIGN NAME	SUB-DESIGN PAGES	VERSION	HARD/ SOFT	SYNC_DATE/TIME
T585	REF_SOC_H13G	5-19	0.69.0	H	2020_09_11
J456.ABARBER1	MLB	21,236-239	X.X.X	H	See Minor Releases
T585	REF_SE_CERES	50	0.13.0	H	2020_02_28
J456.VTRIM	MLB	57,123,127	X.X.X	H	See Minor Releases
T585	REF_PMU_SERA_SIMETRA	77-79,81-83	1.6.0	H	2020_04_27
J456.HURTADOT	MLB	130-137,139,234	X.X.X	H	See Minor Releases
J456.KUMARS3	MLB	142	X.X.X	H	See Minor Releases
J456.PJOHNSTON	MLB	157,159,166,167	X.X.X	H	See Minor Releases
J456.WSTEWART	MLB	185,187,188	X.X.X	H	See Minor Releases
J456.WSTEWART	MLB	189	X.X.X	H	See Minor Releases
T585	REF_WIRELESS_RASPUTIN	200,201	0.39.0	H	2020_04_28
T585	REF_STORAGE_S5E	220,221	0.36.0	H	2020_05_04
T585	REF_STORAGE_NOW_OCARINA_SUPPORT	224	0.5.0	H	2020_03_09
T585	REF_SPKRAMP_SSM3515	244,246	0.8.0	H	2020_09_28
T585	REF_CODEC_CLIFDEN	245	1.8.0	H	2020_07_13
J456	MLB	248,249	X.X.X	H	See Minor Releases

PAGE TITLE			PAGE TITLE		
 Apple Inc.			DRAWING NUMBER		SIZE
			051-05371		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			REVISION		6.0.0
			BRANCH		
			PAGE		700 OF 700
			SHEET		77 OF 77